EP3170368B1 - Schaltungsanordnung und verfahren zur ansteuerung von leds in matrix-konfiguration - Google Patents

Schaltungsanordnung und verfahren zur ansteuerung von leds in matrix-konfiguration Download PDF

Info

Publication number
EP3170368B1
EP3170368B1 EP15734316.1A EP15734316A EP3170368B1 EP 3170368 B1 EP3170368 B1 EP 3170368B1 EP 15734316 A EP15734316 A EP 15734316A EP 3170368 B1 EP3170368 B1 EP 3170368B1
Authority
EP
European Patent Office
Prior art keywords
leds
bias
circuit arrangement
row
led11
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
EP15734316.1A
Other languages
German (de)
English (en)
French (fr)
Other versions
EP3170368A2 (de
Inventor
Mircea BARBU
Martin Gerhardt
Stephan HUF
Karl-Heinz Strobel
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
BSH Hausgeraete GmbH
Original Assignee
BSH Hausgeraete GmbH
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by BSH Hausgeraete GmbH filed Critical BSH Hausgeraete GmbH
Publication of EP3170368A2 publication Critical patent/EP3170368A2/de
Application granted granted Critical
Publication of EP3170368B1 publication Critical patent/EP3170368B1/de
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05B—ELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
    • H05B44/00—Circuit arrangements for operating electroluminescent light sources
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05B—ELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
    • H05B45/00—Circuit arrangements for operating light-emitting diodes [LED]
    • H05B45/40—Details of LED load circuits
    • H05B45/44—Details of LED load circuits with an active control inside an LED matrix
    • H05B45/46—Details of LED load circuits with an active control inside an LED matrix having LEDs disposed in parallel lines
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05B—ELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
    • H05B45/00—Circuit arrangements for operating light-emitting diodes [LED]
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05B—ELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
    • H05B45/00—Circuit arrangements for operating light-emitting diodes [LED]
    • H05B45/50—Circuit arrangements for operating light-emitting diodes [LED] responsive to malfunctions or undesirable behaviour of LEDs; responsive to LED life; Protective circuits
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05B—ELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
    • H05B45/00—Circuit arrangements for operating light-emitting diodes [LED]
    • H05B45/50—Circuit arrangements for operating light-emitting diodes [LED] responsive to malfunctions or undesirable behaviour of LEDs; responsive to LED life; Protective circuits
    • H05B45/59—Circuit arrangements for operating light-emitting diodes [LED] responsive to malfunctions or undesirable behaviour of LEDs; responsive to LED life; Protective circuits for reducing or suppressing flicker or glow effects

Definitions

  • the invention relates to a circuit arrangement for driving light-emitting diodes (LEDs for short) in a matrix configuration, each LED in the matrix being individually controllable by activating a corresponding column driver in conjunction with activating a corresponding row driver, with each per row, a bias device with a first bias connection for electrical coupling to the cathodes of the LEDs in the respective row and with a second bias connection for electrical coupling to the anodes of the LEDs in the respective row.
  • LEDs light-emitting diodes
  • a blocking voltage is present at the LEDs in certain control states due to the principle involved.
  • 1 represents a 2x2 matrix (two by two matrix) as the simplest example.
  • the reverse current flowing causes the failure of LEDs due to material migration.
  • the aim is to avoid the blocking voltage in a matrix in order to maintain the cost-effective matrix principle without shortening the service life.
  • the EP 1 916 880 B1 a principle to solve the reverse voltage problem.
  • 2 shows an equivalent circuit diagram with the in the EP 1 916 880 B1 proposed solution on a 2x2 matrix. If the LED 11 is driven, a forward voltage of 3.4 volts drops across it, for example. So that the LED 22 is not reverse-biased, it is biased with 0.2 volts via the voltage dividers R22A_H / R22A_L and R22C_H / R22C_L. Inevitably, a total of 3.6 volts must drop at the LED 21 and LED 12 due to Kirchhoff's mesh equation.
  • U.S. 2005/090945 A1 describes a switching arrangement that makes it possible to control an increased number of LEDs with a given number of control pins.
  • EP 1 916 880 B1 describes a circuit for protecting active LED matrix displays.
  • the circuit arrangement according to the invention for driving LEDs in a matrix configuration which has m columns and n rows, each LED in the matrix being able to be driven individually by activating a corresponding column driver in conjunction with activating a corresponding row driver, has a bias Device with a first bias connection for electrical coupling to the cathodes of m of the LEDs in this row and a second bias connection for electrical coupling to the anodes of the m LEDs in this row.
  • the first bias connection of the bias device is connected to the cathodes of m of the LEDs in this row and the second bias connection of the bias device is connected to the anodes of the m LEDs in this row.
  • each LED in the matrix is now coupled via a (non-illuminating) semiconductor diode to the associated terminal of a column drive, with n semiconductor diodes assigned to the same column also being electrically connected to one another at one of their electrodes, namely via the column driver.
  • the use of semiconductor diodes has the advantage that they absorb the main part of the applied blocking voltage. In this way, the reverse voltage-sensitive LEDs are relieved of the applied reverse voltage with the help of the non-illuminating semiconductor diodes.
  • neither the number of columns m nor the number of rows n must be equal to one, since otherwise a parallel path that is not actively driven is not possible.
  • columns and rows can be exchanged for one another and, in particular, only represent the type of electrical interconnection and not necessarily a specific geometric arrangement of the LEDs relative to one another.
  • the electrodes of the semiconductor diodes that are electrically connected to one another are the anodes of the semiconductor diodes.
  • the electrical coupling of the bias device to the cathodes of the m LEDs can be provided in each row via at least one resistor, in particular via m resistors.
  • the bias device has a voltage divider.
  • a multi-part ohmic voltage divider with at least two taps can be used particularly advantageously here, which is designed for electrical coupling to the anodes or cathodes of the LED of the respective line.
  • the voltage divider comprises at least one resistor.
  • the voltage divider has a diode, in particular a Zener diode. This results in the advantage that a certain potential difference can be realized independently of the current through the voltage divider. In particular when a cross current is drawn from the ohmic voltage divider, a reaction on the voltage divider can thus be minimized without having to design it to be unnecessarily low-impedance and thus high-loss.
  • the anode bias voltages generated by the respective bias devices per row are different for each of the m rows.
  • the circuit arrangement is preferably designed to apply a maximum voltage of 0.5 volts in the direction of flow, preferably a maximum of 0.2 volts in the direction of flow, to LEDs that are not driven during operation in order to increase the distance from a Glow limit at which the first light emission of the LED occurs. In this way, unintentional lighting of a non-driven LED can be reliably avoided.
  • non-driven LEDs are charged with a voltage of at least 0.0 volts in the flow direction, preferably at least 0.1 volts in the flow direction, to prevent the LEDs from being damaged by an inverse current.
  • the bias device is designed to provide different anode bias voltages for m LEDs in a row with different currents and/or forward voltages. This makes it possible, in particular, to use different LEDs even within a row.
  • the circuit arrangement according to the invention can preferably be used in a display device, resulting in a display device according to the invention.
  • Such a display device can be used in a household appliance, resulting in a household appliance according to the invention.
  • the inventive method for driving LEDs in a matrix configuration comprises the steps of coupling a first terminal of a bias device to the cathodes of m LEDs in the matrix configuration, the bias device and the m LEDs are each associated with the same row, and coupling a second terminal of the bias device associated with that row to the anodes of the m LEDs in that row.
  • a semiconductor diode is provided in each case for coupling each LED in the matrix to the associated connection of a column drive, with n semiconductor diodes which are assigned to the same column being electrically connected to one another at one of their electrodes.
  • each LED of the matrix is connected to a semiconductor diode in such a way that the current provided by the associated connection of the column drive for the respective driven LED flows via the semiconductor diode.
  • a first current source I10 and a second current source I20 are each coupled to a row drive of the LED matrix via a switch S10 or S20.
  • the switch S10 of the first line control is connected to the cathode of an LED11 and the cathode of an LED12.
  • the switch S20 of the second row drive is connected to the cathode of an LED21 and the cathode of an LED22.
  • the anodes of the LED11 and of the LED21 are coupled to a supply potential VCC via a switch SO1 of a first column drive.
  • the anodes of the LED12 and the LED22 are coupled to the supply potential VCC via a switch SO2 of a second column drive.
  • a switch SO2 of a second column drive For example, when the switch S01 of the column drive is closed and when the switch S10 of the row drive is closed, a current flow through the LED11 results. This results in a voltage drop of 3.4 volts in the flow direction across the LED11, for example.
  • the switches S02 and S20 are open. This results in a parallel path as in 1 shown in dashed lines for the LED11 consisting of the LED21, LED22 and LED 22, with the LED21 and LED12 being operated in the flow direction and the LED22 being operated in the reverse direction.
  • the LED21 and the LED12 each have a voltage drop in the forward direction of approximately zero volts, while the LED22 has a voltage drop in the reverse direction of 3.4 volts.
  • the bias device 12 includes a first voltage divider consisting of the series connection of a resistor R22A_H and a resistor R22A_L, with the resistor R22A_H being coupled to the supply potential VCC and the resistor R22A_L being coupled to the reference potential GND. Furthermore, the bias device includes a voltage divider consisting of the series connection of a resistor R22C_H and a resistor R22C_L, with the resistor R22C_H being coupled to the supply potential VCC and the resistor R22C_L being coupled to the reference potential GND.
  • connection point of the two resistors R22A_H and R22A_L is brought out to a first bias connection 14 of the bias device 12 and the connection point of the resistor R22C_H and the resistor R22C_L to a second bias connection 16
  • Switch S01 of the column drive also referred to as column driver
  • LED11, switch S10 of the row drive and current source I10 between the two potentials VCC and GND are shown in one line.
  • the series connection of LED21, LED22 and LED 12 is arranged parallel to the LED11, with the LED 21 and LED 12 being arranged in the flow direction and the LED 22 being arranged in the blocking direction.
  • connection point of the cathode of LED21 and the cathode of LED22 is connected to the second bias connection 16, and the connection point of the anode of LED22 to the anode of LED12 is connected to the first bias connection 14.
  • a voltage of 3.4 volts drops across the LED11, according to Kirchhoff's mesh rule, indicated by M1
  • a total voltage of 3.4 volts must also drop across the LED21, LED22 and LED12.
  • the potential is set in such a way that there is a low forward voltage of 0.2 volts across the LED22 or, to put it another way, a blocking voltage of minus 0.2 volts.
  • the remaining voltage is divided between the two LED21 and LED12, with each of the two LED21 and LED12 dropping 1.8 volts in the flow direction.
  • the bias device 12 has two voltage sources U22A and U22C, both of which are referred to the common reference potential GND and are each coupled to the first bias connection 14 and the second bias connection 16, respectively.
  • connection point of the cathode of LED21 to the cathode of LED22 is coupled to the second bias connection 16 via a coupling resistor R22C
  • connection point of the anode of LED22 to the cathode of the semiconductor diode D22 is coupled to the first bias connection 14 via a coupling resistor R22A.
  • the arrangement of the remaining elements is identical to that shown in 2 .
  • the inventive insertion of the semiconductor diode D22 results in the present example in a potential distribution as described below. There is a voltage drop of 0.1 volts in the flow direction across the LED21 and the LED12, and there is also a voltage drop of 0.1 volts in the flow direction across the LED22, or in other words minus 0.1 volts in the reverse direction.
  • the semiconductor diode D22 absorbs the main part of the blocking voltage of approximately 3.3 volts in the blocking direction.
  • the circuit described here uses ordinary silicon diodes, for example the standard type 1N4148, in series with the LEDs, which take over the reverse voltage. Silicon diodes can permanently withstand reverse current and are therefore suitable for this purpose. To ensure that no LED is exposed to a negative voltage, they are subjected to a low positive voltage via a suitably dimensioned circuit. Just one silicon diode in series without additional circuitry would slow down the process of material migration in the LED due to its lower reverse saturation current, but would not completely prevent it.
  • the coupling resistors R22A and R22C can also be viewed as the internal resistance of the sources U22A and U22C, or added to it.
  • FIG. 4 shows a 2x2 LED matrix in which the principle according to the invention was applied to each LED in the matrix.
  • an additional semiconductor diode was integrated in series with each LED, i.e. LED11 is now coupled to switch S01 via semiconductor diode D11, LED12 is also coupled to switch S02 via semiconductor diode D12, and LED21 is also coupled via semiconductor diode D21 coupled to the switch S01 and the LED22 is coupled to the switch S02 via the semiconductor diode D22.
  • a series resistor R10 or R20 replaces the current source I10 or I20 here 1 , where R10 and S10 have swapped positions, as have S20 and R20.
  • the series resistors R10 or R20 can thus be assigned directly to the LED matrix, so in the simplest case the column or row drivers, which are only represented here as switches, can be implemented in the simplest case by NPN or PNP transistors.
  • a voltage divider can be arranged on the anode and cathode of each LED in the 2 ⁇ 2 matrix to implement a voltage source with an internal resistance.
  • the dimensioning depends on the desired bias voltage and the LEDs.
  • three voltage dividers are then required per row, that is to say a total of six voltage dividers.
  • the circuit can be adapted to different forward voltages and LED currents. It is possible to use different LEDs per line without additional effort. If you also want to control different LEDs within a row, this is possible by adding another series resistor with additional circuitry.
  • the circuit works in all states due to the line-dependent anode bias, which also allows dimming via pulse width modulation (PWM).
  • PWM pulse width modulation
  • a single and/or common voltage divider per row is used to connect the anodes of the LEDs that are assigned to this row via coupling resistors.
  • the voltage divider which is designed to connect the cathodes of the LEDs of the respective line, can also be combined with the voltage divider coupled on the anode side, whereby the in 4 shown voltage divider, which has three resistors R10x, R10y and R10z includes.
  • R10y is coupled directly to the common potential of the anodes of LED11 and LED12 on one side, to the anode of LED11 via a coupling resistor R11 and to the anode of LED12 via a coupling resistor R12 on the other side.
  • the common connection point of the anodes of the LED11 and the LED12 with the resistor R10y is coupled to the reference potential GND via the resistor R10z.
  • the common connection point of the resistors R10y, R11 and R12 is also coupled to the supply potential VCC via the resistor R10z.
  • the first digit of the indices must be changed from one to two, e.g. B. from R10z to R20z or from LED12 to LED22.
  • the bias device 12 includes the three resistors R10x, R10y and R10z, the connection point of R10x and R10y representing the first bias connection 14 and the connection point of R10y and R10z representing the second bias connection 16.
  • This arrangement enables the anode bias to be set independently of the forward voltage or current from the LED and is also independent of the switching state of row switches S10 or S20.
  • the embodiment according to 4 serves only to explain the invention and is not limiting for this.
  • the assignment of rows and columns is interchangeable, as is the arrangement of current sources or series resistors and switches.
  • the order in which the respective LED is arranged with its associated semiconductor diode can also vary without departing from the spirit of the invention.
  • the LED11 and LED12 of a row can also be connected to one another on the anode side instead of on the cathode side, or they can also have no direct connection to one another at all.
  • the reference potential GND with the positive supply potential VCC, in which case the orientations of the LEDs and the semiconductor diodes then have to be adjusted accordingly.
  • the circuit arrangement according to the invention can be operated in a single mode with only one actively controlled switch of the column control and the row control, whereby a maximum of one LED lights up at a specific time.
  • it can also be provided to operate the circuit arrangement in a column mode, where one switch of the column control is actively controlled and any number of switches of the row control are actively controlled.
  • an external, controllable power source as in Figures 1 to 3 shown, it is also possible to activate several switches of the column control without the current dimensioned for one LED having to be distributed over several LEDs and consequently the brightness of the individual LEDs dropping.

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Optics & Photonics (AREA)
  • Led Devices (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Control Of El Displays (AREA)
EP15734316.1A 2014-07-16 2015-06-22 Schaltungsanordnung und verfahren zur ansteuerung von leds in matrix-konfiguration Active EP3170368B1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE102014213853.1A DE102014213853A1 (de) 2014-07-16 2014-07-16 Schaltungsanordnung und Verfahren zur Ansteuerung von LEDs in Matrix-Konfiguration
PCT/EP2015/063968 WO2016008677A2 (de) 2014-07-16 2015-06-22 Schaltungsanordnung und verfahren zur ansteuerung von leds in matrix-konfiguration

Publications (2)

Publication Number Publication Date
EP3170368A2 EP3170368A2 (de) 2017-05-24
EP3170368B1 true EP3170368B1 (de) 2022-08-10

Family

ID=53514157

Family Applications (1)

Application Number Title Priority Date Filing Date
EP15734316.1A Active EP3170368B1 (de) 2014-07-16 2015-06-22 Schaltungsanordnung und verfahren zur ansteuerung von leds in matrix-konfiguration

Country Status (5)

Country Link
EP (1) EP3170368B1 (zh)
CN (1) CN106538057B (zh)
DE (1) DE102014213853A1 (zh)
RU (1) RU2670967C9 (zh)
WO (1) WO2016008677A2 (zh)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102015219490A1 (de) * 2015-10-08 2017-04-13 BSH Hausgeräte GmbH Matrixschaltung für eine Anzeigevorrichtung eines Haushaltsgerätes, Anzeigevorrichtung sowie Haushaltsgerät

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7382241B1 (en) * 2005-10-06 2008-06-03 Zhen Qiu Huang Vehicle LED tail-light bulb
US20090135618A1 (en) * 2007-11-22 2009-05-28 Everlight Electronics Co., Ltd. Circuit apparatus of led vehicle lamp
US20100295471A1 (en) * 2009-05-25 2010-11-25 Sanken Electric Co., Ltd. Current balancing apparatus

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
RU2182731C1 (ru) * 2001-05-11 2002-05-20 Полунин Андрей Вадимович Устройство для отображения информации
GB2381643A (en) * 2001-10-31 2003-05-07 Cambridge Display Tech Ltd Display drivers
US7057590B2 (en) * 2003-11-04 2006-06-06 Infineon Technologies Ag LED array implementation
US7245297B2 (en) * 2004-05-22 2007-07-17 Semiconductor Energy Laboratory Co., Ltd. Display device and electronic device
KR100985860B1 (ko) * 2005-11-08 2010-10-08 삼성전자주식회사 발광장치 및 그 제어방법
KR100917623B1 (ko) * 2006-02-13 2009-09-17 삼성전자주식회사 Ｌｅｄ 구동장치
DE102006050123A1 (de) 2006-10-25 2008-05-15 Bus Elektronik Gmbh & Co. Kg Verfahren und Schaltung zum Schutz von aktiven LED-Matrix-Displays
US8237640B2 (en) * 2010-05-24 2012-08-07 Immense Advance Technology Corp. LED driver circuit having a bias current drawn from a load current
KR101397953B1 (ko) * 2010-12-20 2014-05-27 이동원 상용전원 2 종류를 지원하는 교류구동 엘이디 조명장치
KR20140130666A (ko) * 2011-12-16 2014-11-11 어드밴스드 라이팅 테크놀러지, 인크. 고역률 내구성 저비용 led 램프 개조형 시스템 및 방법
US10368410B2 (en) * 2012-10-19 2019-07-30 Linear Technology Corporation PWM control for LEDs with reduced flicker when using spread spectrum switching frequencies

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7382241B1 (en) * 2005-10-06 2008-06-03 Zhen Qiu Huang Vehicle LED tail-light bulb
US20090135618A1 (en) * 2007-11-22 2009-05-28 Everlight Electronics Co., Ltd. Circuit apparatus of led vehicle lamp
US20100295471A1 (en) * 2009-05-25 2010-11-25 Sanken Electric Co., Ltd. Current balancing apparatus

Also Published As

Publication number Publication date
RU2670967C9 (ru) 2018-11-21
RU2017102498A3 (zh) 2018-08-24
WO2016008677A3 (de) 2016-03-17
WO2016008677A2 (de) 2016-01-21
RU2670967C2 (ru) 2018-10-26
RU2017102498A (ru) 2018-08-16
EP3170368A2 (de) 2017-05-24
DE102014213853A1 (de) 2016-01-21
CN106538057B (zh) 2018-04-13
CN106538057A (zh) 2017-03-22

Similar Documents

Publication Publication Date Title
EP1449408B2 (de) Schaltungsanordnung für ein led-array
DE102016116369A1 (de) Treiberschaltung für optoelektronische Bauelemente
DE19603117A1 (de) Verpolungs-Schutzschaltung
DE102020200781A1 (de) Fahrzeuglampe
EP2298028B1 (de) Schaltungsanordnung und verfahren zum betreiben mindestens einer ersten und einer zweiten led
DE102010015908B4 (de) Vorrichtung zur Ansteuerung einer elektrischen Last
EP3170368B1 (de) Schaltungsanordnung und verfahren zur ansteuerung von leds in matrix-konfiguration
EP3527043B1 (de) Led-beleuchtungsvorrichtung, insbesondere für fahrzeuge
EP2897444B1 (de) Schaltung zur LED-Stromversorgung
DE19527486C2 (de) MOS-Transistor für hohe Leistung
EP0070032B1 (de) Ansteuerschaltung für wenigstens eine lichtemittierende Diode
DE102018131023A1 (de) Optoelektronische leuchtvorrichtung mit einem pwm-transistor und verfahren zum herstellen oder steuern einer optoelektronischen leuchtvorrichtung
EP1945006A2 (de) Leuchtdioden-Schaltungsanordnung
DE3044963C2 (de) Schaltungsanordnung zur Ansteuerung einer Anzeigevorrichtung
DE2758551A1 (de) Schaltungsanordnung zur steuerung von lichtemittierenden dioden (led)
DE10131845B4 (de) Schaltungseinrichtung für die Spannungsversorgung von Leuchtdioden in einem Kraftfahrzeug
DE112021006053T5 (de) Treibervorrichtung für ein lichtemittierendes element
EP2295991B1 (de) Balkendiagrammanzeigevorrichtung
DE202013104307U1 (de) LEDs auf Platinenstreifen
EP3360126B1 (de) Matrixschaltung für eine anzeigevorrichtung eines haushaltsgerätes, anzeigevorrichtung sowie haushaltsgerät
EP3525552B1 (de) Schaltungsanordnung zum wechselseitigen ein- und ausschalten zumindest zweier elektrisch parallel geschalteter leuchtstränge für einen fahrzeugscheinwerfer
EP2187707A1 (de) Schaltungsanordnung zur Ansteuerung von organischen Leuchtdioden
EP1102520A2 (de) Anordnung zur Ansteuerung von LEDs
DE102021003750A1 (de) Schaltungsanordnung zum Betrieb mindestens einer Leuchtdiode
DE2506582A1 (de) Schaltungsanordnung zur verlustarmen speisung mehrerer steuerbarer verbraucher

Legal Events

Date Code Title Description
STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE INTERNATIONAL PUBLICATION HAS BEEN MADE

PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE

17P Request for examination filed

Effective date: 20170216

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

AX Request for extension of the european patent

Extension state: BA ME

DAV Request for validation of the european patent (deleted)
DAX Request for extension of the european patent (deleted)
STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: EXAMINATION IS IN PROGRESS

17Q First examination report despatched

Effective date: 20200310

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: EXAMINATION IS IN PROGRESS

REG Reference to a national code

Ref country code: DE

Ref legal event code: R079

Ref document number: 502015016004

Country of ref document: DE

Free format text: PREVIOUS MAIN CLASS: H05B0033080000

Ipc: H05B0045460000

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: GRANT OF PATENT IS INTENDED

RIC1 Information provided on ipc code assigned before grant

Ipc: H05B 45/50 20220101ALI20220125BHEP

Ipc: H05B 45/46 20200101AFI20220125BHEP

INTG Intention to grant announced

Effective date: 20220228

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE PATENT HAS BEEN GRANTED

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

REG Reference to a national code

Ref country code: AT

Ref legal event code: REF

Ref document number: 1511519

Country of ref document: AT

Kind code of ref document: T

Effective date: 20220815

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

Free format text: LANGUAGE OF EP DOCUMENT: GERMAN

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 502015016004

Country of ref document: DE

REG Reference to a national code

Ref country code: NL

Ref legal event code: MP

Effective date: 20220810

REG Reference to a national code

Ref country code: LT

Ref legal event code: MG9D

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220810

Ref country code: RS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220810

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20221212

Ref country code: NO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20221110

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220810

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220810

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220810

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220810

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220810

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220810

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20221210

Ref country code: HR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220810

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20221111

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SM

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220810

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220810

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220810

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220810

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 502015016004

Country of ref document: DE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220810

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220810

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: AL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220810

26N No opposition filed

Effective date: 20230511

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20230622

Year of fee payment: 9

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220810

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MC

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220810

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MC

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220810

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

REG Reference to a national code

Ref country code: BE

Ref legal event code: MM

Effective date: 20230630

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20230622

REG Reference to a national code

Ref country code: IE

Ref legal event code: MM4A

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20230622

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20230622

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20230622

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20230630

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220810

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20230630

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20240620

Year of fee payment: 10

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20240630

Year of fee payment: 10