EP2987045A1 - Vorrichtung und verfahren für stromwandler - Google Patents
Vorrichtung und verfahren für stromwandlerInfo
- Publication number
- EP2987045A1 EP2987045A1 EP14785940.9A EP14785940A EP2987045A1 EP 2987045 A1 EP2987045 A1 EP 2987045A1 EP 14785940 A EP14785940 A EP 14785940A EP 2987045 A1 EP2987045 A1 EP 2987045A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- power converter
- converter
- input voltage
- threshold
- voltage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 27
- 230000001105 regulatory effect Effects 0.000 claims abstract description 53
- 230000004044 response Effects 0.000 description 7
- 230000008901 benefit Effects 0.000 description 6
- 230000007246 mechanism Effects 0.000 description 5
- 230000008569 process Effects 0.000 description 4
- 238000004519 manufacturing process Methods 0.000 description 3
- 239000000203 mixture Substances 0.000 description 3
- 230000008859 change Effects 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 230000004075 alteration Effects 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 230000010363 phase shift Effects 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M3/00—Conversion of dc power input into dc power output
- H02M3/22—Conversion of dc power input into dc power output with intermediate conversion into ac
- H02M3/24—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters
- H02M3/28—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac
- H02M3/325—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal
- H02M3/335—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only
- H02M3/33507—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of the output voltage or current, e.g. flyback converters
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M3/00—Conversion of dc power input into dc power output
- H02M3/02—Conversion of dc power input into dc power output without intermediate conversion into ac
- H02M3/04—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
- H02M3/10—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
- H02M3/145—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
- H02M3/155—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
- H02M3/156—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/0003—Details of control, feedback or regulation circuits
- H02M1/0016—Control circuits providing compensation of output voltage deviations using feedforward of disturbance parameters
- H02M1/0022—Control circuits providing compensation of output voltage deviations using feedforward of disturbance parameters the disturbance parameters being input voltage fluctuations
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/0003—Details of control, feedback or regulation circuits
- H02M1/0025—Arrangements for modifying reference values, feedback values or error values in the control loop of a converter
Definitions
- the present invention relates to a power converter, and, in particular embodiments, to a control mechanism for bus converter applications.
- a telecommunication network power system usually includes an AC -DC stage converting the power from the AC utility line to a 48V DC distribution bus and a DC-DC stage converting the 48V DC distribution bus to a plurality of voltage levels for all types of telecommunication loads. Both stages may comprise isolated DC-DC converters. Isolated DC- DC converters can be implemented by using different power topologies, such as flyback converters, forward converters, half bridge converters, full bridge converters, LLC resonant converters and the like.
- bus converters have been widely employed in the telecommunication industry.
- the bus voltages may be divided into three categories, a 12V bus voltage converted from a 48V input dc power supply, a 48V bus voltage converted from a 380V input dc power supply and a 12V bus voltage converted from a 380V input dc power supply.
- a bus converter not only converts the input voltage from a higher level to a lower level, but also provides isolation through a magnetic device such as transformers and/or the like.
- the intermediate bus voltage such as 12V may function as an input power bus for a plurality of downstream non-isolated power converters.
- the downstream non-isolated power converters may be implemented as step-down dc/dc converters such as buck converters, step-up dc/dc converters such as boost converters, linear regulators, any combinations thereof.
- the downstream non-isolated power converters operate under a tight control loop so that fully regulated output voltages are fed into their respective loads.
- a converter comprises an input coupled to a power source, a plurality of power switches coupled to the input, a magnetic device coupled to the power switches and a controller coupled to the power switches, wherein the controller is configured to generate a plurality of gate drive signals for the power switches, and wherein the gate drive signals are arranged such that an output voltage of the converter is in between a fully regulated output voltage and an unregulated output voltage.
- a method comprises detecting an input voltage of a power converter, wherein the power converter comprises an input coupled to a power source, a plurality of power switches coupled to the input and a controller coupled to the power switches.
- the method further comprises generating a plurality of gate drive signals for the power switches, wherein the gate drive signals are arranged such that an output voltage of the converter is in between a fully regulated output voltage and an unregulated output voltage.
- a method comprises detecting an input voltage of a power converter, determining an operation mode of the power converter based upon the input voltage of the power converter and generating a plurality of gate drive signals based upon a damped gain control, wherein the damped gain control is configured such that an output voltage of the power converter is in a range from a tightly regulated output voltage to an unregulated output voltage.
- An advantage of a preferred embodiment of the present invention is improving a power converter's efficiency through a damped gain control scheme.
- Figure 1 illustrates a block diagram of a power converter in accordance with various embodiments of the present disclosure
- Figure 2 illustrates the voltage gain of the power converter shown in Figure 1 in accordance with various embodiments of the present disclosure
- Figure 3 illustrates a first illustrative control scheme of the power converter shown in Figure 1 in accordance with various embodiments of the present disclosure
- Figure 4 illustrates a second illustrative control scheme of the power converter shown in Figure 1 in accordance with various embodiments of the present disclosure
- Figure 5 illustrates a third illustrative control scheme of the power converter shown in Figure 1 in accordance with various embodiments of the present disclosure
- Figure 6 illustrates a fourth illustrative control scheme of the power converter shown in Figure 1 in accordance with various embodiments of the present disclosure.
- Figure 7 illustrates a fifth illustrative control scheme of the power converter shown in Figure 1 in accordance with various embodiments of the present disclosure.
- the present invention will be described with respect to preferred embodiments in a specific context, namely a damped gain control scheme for bus converters.
- the invention may also be applied, however, to a variety of power converters including isolated power converters such as full-bridge converters, half-bridge converters, forward converters, flyback converters and/or the like, non-isolated power converters such as buck converters, boost converters, buck- boost converters and/or the like, resonant converters such as LLC resonant converters and/or the like.
- isolated power converters such as full-bridge converters, half-bridge converters, forward converters, flyback converters and/or the like
- non-isolated power converters such as buck converters, boost converters, buck- boost converters and/or the like
- resonant converters such as LLC resonant converters and/or the like.
- FIG. 1 illustrates a block diagram of a power converter in accordance with various embodiments of the present disclosure.
- the power converter 100 includes a power stage 102 and a control stage 104.
- the control stage 104 is coupled to the power stage 102 through a plurality of gate drive signals.
- the power stage 102 may be a full-bridge converter, a half-bridge converter, a forward converter, a flyback converter, a buck converter, a boost converter, a buck-boost converter, a resonant converter, a linear regulator and/or the like.
- the control stage 104 detects signals from both the input of the power converter 100 and the output of the power converter 100. In addition, based upon the detected signals, the control stage 104 may generate a plurality of gate drive signals, which are fed into the power stage 102 as shown in Figure 1. The gate drive signals are used to control the switching elements (not shown) of the power stage 102. As a result, the output voltage of the power converter 100 may vary in response to different gate drive signals.
- control stage 104 may detect both the input of the power converter 100 such as VIN and the output of the power converter 100 such as VO, the control stage 104 may generate the gate drive signals based upon either the input or the output of the power converter 100.
- the control stage 104 may only detect the signal at the input of the power stage 102 and generate the gate drive signals based upon a feedforward control mechanism.
- the control stage 104 may only detect the signal at the output of the power stage 102 and generate the gate drive signals based upon a feedback control mechanism.
- the control stage 104 may generate the gate drive signals based upon a feedforward control scheme, a feedback control scheme, any combinations thereof and/or the like.
- the gate drive signals may determine a variety of power converter parameters such as duty cycle, phase, switching frequency, any combinations thereof and the like.
- the output voltage of the power converter 100 may vary in response to the change of the duty cycle, which is determined by the gate drive signals.
- the phase change may lead to an output voltage variation.
- a resonant converter such as an LLC resonant converter
- a variation of the switching frequency of the resonant converter may lead to a voltage variation at the output of the LLC resonant converter.
- a damped gain control mechanism is employed by the control stage 104.
- the control stage 104 may either increase or decrease a control variable (e.g., duty cycle, phase and/or switching frequency) of the power stage 102 from its targeted value under a tight control loop.
- a control variable e.g., duty cycle, phase and/or switching frequency
- the power stage 102 may operate at a tightly controlled duty cycle so as to maintain a regulated output.
- the power stage 102 may operate in a duty cycle band.
- the power stage 102 may be of a duty cycle fixed at a point of the duty cycle band.
- the power stage 102 may be of a duty cycle swinging back and forth between a lower limit and an upper limit of the duty cycle band.
- the duty cycle band described above is in a range from about 90% of the tightly controlled duty cycle to about 1 10% of the tightly controlled duty cycle.
- Figure 2 illustrates the voltage gain of the power converter shown in Figure 1 in accordance with various embodiments of the present disclosure.
- the horizontal axis of Figure 2 represents the duty cycle of a power converter such as the power converter 100 shown in Figure 1.
- the vertical axis of Figure 2 represents a ratio of the output voltage of the power converter 100 to the input voltage of the power converter 100.
- a curve 202 illustrates a ratio of the output voltage to the input voltage when the duty cycle of the power converter varies from about zero to about the max duty cycle of the power converter.
- a circle on the curve 202 indicates a corresponding duty cycle at the horizontal axis and a corresponding ratio at the vertical axis when the output voltage of the power converter is regulated by a tight control loop. Throughout the description, the circle is alternatively referred to as a tightly controlled ratio.
- the power converter 100 may be loosely regulated.
- the loosely regulated power converter is similar to a power converter controlled by a control loop with a damped gain.
- a loosely regulated control scheme is alternatively referred to as a damped gain control scheme.
- the ratio of the output voltage to the input voltage may fall into a range indicated by the dashed rectangle 204.
- the damped gain control may make the power converter operate in a duty cycle band as indicated by the dashed rectangle 204.
- the ratio of a duty cycle under the damped gain control scheme to a duty cycle under a tight control scheme may be in a range from about 90% to about 110%.
- the power converter 100 may achieve high efficiency in comparison with a tightly controlled power converter.
- the power converter may be of a better regulation in comparison with an open-loop power converter.
- Figure 3 illustrates a first illustrative control scheme of the power converter shown in Figure 1 in accordance with various embodiments of the present disclosure.
- the horizontal axis of Figure 3 represents the input voltage of a power converter such as the power converter 100 shown in Figure 1. As shown in Figure 3, the input voltage is in a range from Vin (min) to Vin (max).
- Vin (min) is approximately equal to 36V and Vin (max) is approximately equal to 75 V. In alternative embodiments, Vin (min) is approximately equal to 36V and Vin (max) is approximately equal to 60 V.
- the vertical axis of Figure 3 represents the output voltage of the power converter 100.
- the output voltage is a typical telecommunication bus voltage such as 12 V, 5 V, 3.3 V and the like.
- the output voltage is an
- intermediate bus voltage such as 48V, 12V and the like.
- a first slope 302 represents the Vo-Vin relationship for the power converter when a tight control loop is employed.
- the first slope 302 is a Vo-Vin relationship of a fully regulated power converter.
- the line regulation such as the variation of the output voltage versus the variation of the input voltage is substantially small.
- the line regulation as indicated by the slope 302 is less than or equal to 10%. In alternative embodiments, the line regulation is less than or equal to 5%.
- the output voltage may be a slope rather than a straight line because some factors may cause voltage variations at the output of the power converter 100. Such factors include line regulation, load regulation, temperature, any combinations thereof and/or the like.
- a second slope 304 represents the Vo-Vin relationship for the power converter when an open-loop scheme is employed.
- the second slope 304 is a Vo-Vin relationship of an unregulated power converter.
- the voltage gain or the ratio of the output voltage to the input voltage may vary widely in response to different operation conditions.
- a buck converter is of a 50% duty cycle in accordance with an open-loop control scheme.
- the buck converter's output voltage is about 50% of the input voltage.
- a third slope 306 represents the Vo-Vin relationship for the power converter 100 when a damped gain control scheme is employed. As shown in Figure 3, under the damped gain control scheme, the output voltage of the power converter falls between the fully regulated output voltage and the unregulated output voltage through a fixed duty cycle (e.g., 50% duty cycle).
- a fixed duty cycle e.g. 50% duty cycle
- the third slope 306 shown in Figure 3 is merely an example. A person skilled in the art will recognize that depending on different applications and design needs, the third slope 306 may be located at any point in between the first slope 302 and the second slope 304.
- the damped gain control scheme may be achieved through a variety of
- the output voltage is insensitive to the variations of operation conditions (e.g., line, load and temperature changes) when the power converter operates under a tight control loop.
- the output voltage is almost proportional to the input voltage when the power converter operates under an open loop.
- the damped gain control scheme may force the power converter to operate at a duty cycle between the duty cycle of the fully regulated power converter and the duty cycle of the unregulated power converter.
- Figure 4 illustrates a second illustrative control scheme of the power converter shown in Figure 1 in accordance with various embodiments of the present disclosure. As shown in Figure 4, in response to different input voltages, two different control schemes may be employed accordingly. In particular, when the input voltage is in a range from Vin (min) to Vin (normal), the power converter operates under a tight control loop as indicated by the slope 402.
- the power converter when the input voltage is in a range from Vin (normal) to Vin (max), the power converter operates under a damped gain control scheme as indicated by the slope 404.
- the damped gain control scheme has been described above with respect to Figure 3, and hence is not discussed again herein.
- Vin (normal) may be located at any point in between Vin (min) and Vin (max).
- Vin (normal) may be a predetermined threshold.
- the control stage shown in Figure 1) may determine the threshold based upon different applications and design needs.
- Figure 5 illustrates a third illustrative control scheme of the power converter shown in Figure 1 in accordance with various embodiments of the present disclosure.
- the control schemes shown in Figure 5 are similar to those shown in Figure 4 except that the damped gain control scheme and the fully regulated control scheme are swapped as shown in Figure 5.
- the slope 502 represents the voltage gain under the damped gain control scheme.
- the slope 504 represents the voltage gain under a tight control loop.
- FIG. 6 illustrates a fourth illustrative control scheme of the power converter shown in Figure 1 in accordance with various embodiments of the present disclosure.
- the control schemes shown in Figure 6 are similar to those shown in Figure 4 except that the input voltage range is divided into three segments. In the first segments from Vin (min) to Vin (normal 1), a damped gain control scheme is employed as indicated by the slope 602. In the second segments from Vin (normal 1) to Vin (normal2), a tight control scheme is employed as indicated by the slope 604. In the third segments from Vin (normal2) to Vin (max), a damped gain control scheme is employed as indicated by the slope 606.
- Vin (normall) and Vin (normal2) are merely an example.
- Vin (normall) and Vin (normal2) may be located at any point in between Vin (min) and Vin (max).
- Vin (normal 1) and Vin (normal2) may be two threshold voltages determined by the control stage (shown in Figure 1).
- figure 6 illustrates the input voltage range is divided into three segments.
- the number of segments illustrated herein is limited solely for the purpose of clearly illustrating the inventive aspects of the various embodiments.
- the present invention is not limited to any specific number of segments.
- the input voltage range may be divided into any number of segments.
- the damped gain control mechanism may be applied to at least one segment of the input voltage range.
- Figure 7 illustrates a fifth illustrative control scheme of the power converter shown in Figure 1 in accordance with various embodiments of the present disclosure.
- the control schemes shown in Figure 7 are similar to those shown in Figure 6.
- a tight control scheme is employed as indicated by the slope 702.
- a damped gain control scheme is employed as indicated by the slope 704.
- a tight control scheme is employed as indicated by the slope 706.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Dc-Dc Converters (AREA)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201361812125P | 2013-04-15 | 2013-04-15 | |
US13/923,112 US9712063B2 (en) | 2013-04-15 | 2013-06-20 | Apparatus and method for loosely regulated power converters |
PCT/CN2014/075378 WO2014169806A1 (en) | 2013-04-15 | 2014-04-15 | Apparatus and method for power converters |
Publications (3)
Publication Number | Publication Date |
---|---|
EP2987045A1 true EP2987045A1 (de) | 2016-02-24 |
EP2987045A4 EP2987045A4 (de) | 2017-03-15 |
EP2987045B1 EP2987045B1 (de) | 2021-01-27 |
Family
ID=51686348
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP14785940.9A Active EP2987045B1 (de) | 2013-04-15 | 2014-04-15 | Vorrichtung und verfahren für stromwandler |
Country Status (4)
Country | Link |
---|---|
US (1) | US9712063B2 (de) |
EP (1) | EP2987045B1 (de) |
CN (1) | CN105144015B (de) |
WO (1) | WO2014169806A1 (de) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2016149322A1 (en) * | 2015-03-16 | 2016-09-22 | Finsix Corporation | Midpoint control and gain scheduling for power converters |
JP6496608B2 (ja) * | 2015-05-26 | 2019-04-03 | 株式会社日立製作所 | 電力変換装置及びその電力変換制御手段 |
FR3082680B1 (fr) * | 2018-06-15 | 2020-05-29 | Renault S.A.S | Procede de commande en frequence de la tension d'entree d'un convertisseur courant continu-courant continu |
TWI679514B (zh) * | 2018-12-04 | 2019-12-11 | 新唐科技股份有限公司 | 功率轉換器 |
CN114391218A (zh) * | 2019-09-25 | 2022-04-22 | 华为数字能源技术有限公司 | 宽电压范围dc-dc转换器 |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4929882A (en) | 1987-06-23 | 1990-05-29 | National Semiconductor Corporation | Apparatus for converting DC to DC having non-feed back variable hysteretic current-mode control for maintaining approximately constant frequency |
US5999417A (en) | 1997-01-24 | 1999-12-07 | Fische, Llc | High efficiency power converter |
US7615893B2 (en) | 2000-05-11 | 2009-11-10 | Cameron International Corporation | Electric control and supply system |
US6977492B2 (en) * | 2002-07-10 | 2005-12-20 | Marvell World Trade Ltd. | Output regulator |
US6987676B2 (en) | 2003-11-12 | 2006-01-17 | The Hong Kong Polytechnic University | Power converter with power factor adjusting means |
US20050286278A1 (en) * | 2004-04-22 | 2005-12-29 | Perreault David J | Method and apparatus for switched-mode power conversion at radio frequencies |
US7408794B2 (en) * | 2006-02-21 | 2008-08-05 | Ut-Battele Llc | Triple voltage dc-to-dc converter and method |
US7787261B2 (en) * | 2006-11-01 | 2010-08-31 | Synqor, Inc. | Intermediate bus architecture with a quasi-regulated bus converter |
US7872886B2 (en) * | 2008-02-20 | 2011-01-18 | Virginia Tech Intellectual Properties, Inc. | Quasi-parallel voltage regulator |
US20100060078A1 (en) | 2008-09-08 | 2010-03-11 | Micrel, Incorporated | Dual Input LDO Regulator With Controlled Transition Between Power Supplies |
US8358117B1 (en) * | 2009-05-14 | 2013-01-22 | Marvell International Ltd. | Hysteretic regulator with output slope detection |
CN101582640A (zh) | 2009-06-19 | 2009-11-18 | 广州金升阳科技有限公司 | 一种高效率低电磁干扰电源变换器 |
US9007043B2 (en) * | 2010-02-25 | 2015-04-14 | International Rectifier Corporation | Parameter adjustment depending on resonant frequency of a power supply |
US8934267B2 (en) * | 2010-11-09 | 2015-01-13 | Tdk-Lambda Corporation | Loosely regulated feedback control for high efficiency isolated DC-DC converters |
JP5387629B2 (ja) | 2011-07-30 | 2014-01-15 | 株式会社デンソー | Dcdcコンバータの制御装置 |
-
2013
- 2013-06-20 US US13/923,112 patent/US9712063B2/en active Active
-
2014
- 2014-04-15 WO PCT/CN2014/075378 patent/WO2014169806A1/en active Application Filing
- 2014-04-15 EP EP14785940.9A patent/EP2987045B1/de active Active
- 2014-04-15 CN CN201480021488.4A patent/CN105144015B/zh active Active
Non-Patent Citations (1)
Title |
---|
See references of WO2014169806A1 * |
Also Published As
Publication number | Publication date |
---|---|
EP2987045B1 (de) | 2021-01-27 |
US9712063B2 (en) | 2017-07-18 |
EP2987045A4 (de) | 2017-03-15 |
CN105144015B (zh) | 2018-09-28 |
CN105144015A (zh) | 2015-12-09 |
WO2014169806A1 (en) | 2014-10-23 |
US20140306669A1 (en) | 2014-10-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9837919B2 (en) | Electric power conversion apparatus and method of operating the same | |
US9450496B2 (en) | Multi-stage power converters and methods for varying a regulated voltage of one stage as a function of an output current of another stage | |
CN101741247B (zh) | 用于控制功率因数校正电路的方法和装置 | |
US9318960B2 (en) | High efficiency and low loss AC-DC power supply circuit and control method | |
JP4222421B2 (ja) | 多出力スイッチング電源装置 | |
US9178440B2 (en) | Apparatus and method for resonant converters | |
US8842449B1 (en) | LLC resonant converter with lossless primary-side current feedback | |
EP2987045B1 (de) | Vorrichtung und verfahren für stromwandler | |
US20140211515A1 (en) | Dc-dc converter and power supply device having dc-dc converter | |
US9160238B2 (en) | Power converter with current feedback loop | |
JP2013158231A (ja) | 効率的軽負荷動作を有する分離フライバックコンバータ | |
US9337741B2 (en) | DC-DC conversion circuit and method | |
US20110157921A1 (en) | Multi-output dc-to-dc conversion apparatus with voltage-stabilizing function | |
CN103166464A (zh) | 功率转换器及功率转换方法 | |
US20210194373A1 (en) | Control method of switching circuit, control circuit of switching circuit, and switching circuit | |
CN107078634B (zh) | 零电压切换检测装置和方法 | |
KR101659729B1 (ko) | 고주파 공진형 컨버터의 출력 전압 제어 방법 및 그 장치 | |
JP5500036B2 (ja) | 電力変換装置 | |
JP5869265B2 (ja) | Dc−dcコンバータ回路の制御回路及びdc−dcコンバータ回路 | |
JP6983289B1 (ja) | 電力変換装置 | |
JP2005218157A (ja) | Dc/dcコンバータ及びdc/dcコンバータの制御方法 | |
US20210135680A1 (en) | Digital nonlinear transformation for voltage-mode control of a power converter | |
US20110222314A1 (en) | Power supply with reduced power consumption | |
JP5920437B2 (ja) | 非接触電力伝送回路 | |
Tian et al. | Research of the adaptive control on modulation factor for PSR fly‐back PSM converter |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 20151116 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
AX | Request for extension of the european patent |
Extension state: BA ME |
|
DAX | Request for extension of the european patent (deleted) | ||
A4 | Supplementary search report drawn up and despatched |
Effective date: 20170214 |
|
RIC1 | Information provided on ipc code assigned before grant |
Ipc: H02M 3/28 20060101AFI20170208BHEP Ipc: H02M 3/335 20060101ALI20170208BHEP |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: EXAMINATION IS IN PROGRESS |
|
17Q | First examination report despatched |
Effective date: 20171116 |
|
RIC1 | Information provided on ipc code assigned before grant |
Ipc: H02M 3/156 20060101AFI20200409BHEP Ipc: H02M 3/335 20060101ALI20200409BHEP Ipc: H02M 1/00 20060101ALN20200409BHEP |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: GRANT OF PATENT IS INTENDED |
|
RIC1 | Information provided on ipc code assigned before grant |
Ipc: H02M 3/156 20060101AFI20200428BHEP Ipc: H02M 3/335 20060101ALI20200428BHEP Ipc: H02M 1/00 20060101ALN20200428BHEP |
|
INTG | Intention to grant announced |
Effective date: 20200520 |
|
GRAJ | Information related to disapproval of communication of intention to grant by the applicant or resumption of examination proceedings by the epo deleted |
Free format text: ORIGINAL CODE: EPIDOSDIGR1 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: EXAMINATION IS IN PROGRESS |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R079 Ref document number: 602014074580 Country of ref document: DE Free format text: PREVIOUS MAIN CLASS: G05F0001100000 Ipc: H02M0003156000 |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: GRANT OF PATENT IS INTENDED |
|
INTC | Intention to grant announced (deleted) | ||
RIC1 | Information provided on ipc code assigned before grant |
Ipc: H02M 3/156 20060101AFI20200813BHEP Ipc: H02M 3/335 20060101ALI20200813BHEP Ipc: H02M 1/00 20060101ALN20200813BHEP |
|
INTG | Intention to grant announced |
Effective date: 20200824 |
|
GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE PATENT HAS BEEN GRANTED |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: EP |
|
REG | Reference to a national code |
Ref country code: AT Ref legal event code: REF Ref document number: 1359229 Country of ref document: AT Kind code of ref document: T Effective date: 20210215 |
|
REG | Reference to a national code |
Ref country code: IE Ref legal event code: FG4D |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R096 Ref document number: 602014074580 Country of ref document: DE |
|
REG | Reference to a national code |
Ref country code: NL Ref legal event code: MP Effective date: 20210127 |
|
REG | Reference to a national code |
Ref country code: LT Ref legal event code: MG9D |
|
REG | Reference to a national code |
Ref country code: AT Ref legal event code: MK05 Ref document number: 1359229 Country of ref document: AT Kind code of ref document: T Effective date: 20210127 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: PT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20210527 Ref country code: LT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20210127 Ref country code: HR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20210127 Ref country code: FI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20210127 Ref country code: GR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20210428 Ref country code: BG Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20210427 Ref country code: NO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20210427 Ref country code: NL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20210127 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: PL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20210127 Ref country code: RS Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20210127 Ref country code: LV Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20210127 Ref country code: AT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20210127 Ref country code: SE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20210127 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IS Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20210527 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R097 Ref document number: 602014074580 Country of ref document: DE |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: CZ Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20210127 Ref country code: EE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20210127 Ref country code: SM Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20210127 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20210127 Ref country code: RO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20210127 Ref country code: ES Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20210127 Ref country code: DK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20210127 Ref country code: MC Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20210127 |
|
RAP2 | Party data changed (patent owner data changed or rights of a patent transferred) |
Owner name: HUAWEI DIGITAL POWER TECHNOLOGIES CO., LTD. |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: 732E Free format text: REGISTERED BETWEEN 20211111 AND 20211117 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R081 Ref document number: 602014074580 Country of ref document: DE Owner name: HUAWEI DIGITAL POWER TECHNOLOGIES CO., LTD., S, CN Free format text: FORMER OWNER: HUAWEI TECHNOLOGIES CO., LTD., SHENZHEN, GUANGDONG, CN |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: LU Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20210415 |
|
26N | No opposition filed |
Effective date: 20211028 |
|
REG | Reference to a national code |
Ref country code: BE Ref legal event code: MM Effective date: 20210430 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: LI Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20210430 Ref country code: AL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20210127 Ref country code: CH Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20210430 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20210127 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20210415 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IS Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20210527 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: BE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20210430 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: HU Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO Effective date: 20140415 |
|
P01 | Opt-out of the competence of the unified patent court (upc) registered |
Effective date: 20230524 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: CY Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20210127 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20210127 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 20240229 Year of fee payment: 11 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: IT Payment date: 20240313 Year of fee payment: 11 Ref country code: FR Payment date: 20240311 Year of fee payment: 11 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20240306 Year of fee payment: 11 |