EP2775207B1 - Circuit de commande pour soupape à gaz - Google Patents
Circuit de commande pour soupape à gaz Download PDFInfo
- Publication number
- EP2775207B1 EP2775207B1 EP13158436.9A EP13158436A EP2775207B1 EP 2775207 B1 EP2775207 B1 EP 2775207B1 EP 13158436 A EP13158436 A EP 13158436A EP 2775207 B1 EP2775207 B1 EP 2775207B1
- Authority
- EP
- European Patent Office
- Prior art keywords
- transistor
- contact
- control circuit
- fail
- diode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 239000003990 capacitor Substances 0.000 claims description 36
- 238000011161 development Methods 0.000 description 4
- 230000018109 developmental process Effects 0.000 description 4
- 238000003491 array Methods 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 238000007599 discharging Methods 0.000 description 1
Images
Classifications
-
- F—MECHANICAL ENGINEERING; LIGHTING; HEATING; WEAPONS; BLASTING
- F23—COMBUSTION APPARATUS; COMBUSTION PROCESSES
- F23N—REGULATING OR CONTROLLING COMBUSTION
- F23N5/00—Systems for controlling combustion
- F23N5/24—Preventing development of abnormal or undesired conditions, i.e. safety arrangements
- F23N5/242—Preventing development of abnormal or undesired conditions, i.e. safety arrangements using electronic means
-
- F—MECHANICAL ENGINEERING; LIGHTING; HEATING; WEAPONS; BLASTING
- F23—COMBUSTION APPARATUS; COMBUSTION PROCESSES
- F23N—REGULATING OR CONTROLLING COMBUSTION
- F23N2227/00—Ignition or checking
- F23N2227/12—Burner simulation or checking
- F23N2227/16—Checking components, e.g. electronic
-
- F—MECHANICAL ENGINEERING; LIGHTING; HEATING; WEAPONS; BLASTING
- F23—COMBUSTION APPARATUS; COMBUSTION PROCESSES
- F23N—REGULATING OR CONTROLLING COMBUSTION
- F23N2231/00—Fail safe
Definitions
- the present patent application relates to a control circuit for a gas valve.
- Automatic control for a gas valve needs to be fail safe. If an automatic control is based on a microprocessor, an additional fail-safe watchdog makes the total control fail safe. In case of any failure the gas valve shall stop in a safe status, meaning that the gas valve shall not open and shall not be ignited.
- EP 1 730 760 B1 discloses a control circuit for a gas valve.
- the control circuit according to EP 1 730 760 B1 comprises an input contact by which the control circuit is connectable to a microprocessor, output contacts by which the control circuit is connectable to the gas valve to be operated, a drive circuit and a fail-safe circuit.
- the microprocessor is connectable to an input contact of the control signal, namely to an input contact of the fail-safe circuit, whereby the fail-safe circuit can only open the gas valve when an input signal having at least two different frequency signals succeeding each other in time is provided at the input contact of the fail-safe circuit.
- the drive circuit of the control circuit known from EP 1 730 760 B1 comprises two Darlington transistor circuits.
- Another control circuit for a gas valve comprises an input contact by which the control circuit is connectable to a microprocessor, output contacts by which the control circuit is connectable to the gas valve to be operated, a drive circuit and a fail-safe circuit is known from EP 1 730 432 A1 .
- the fail-safe circuit of the control circuit of EP 1 730 432 A1 is almost identical to the fail-safe circuit of the control circuit of EP 1 730 760 B1 .
- the drive circuit of the control circuit known from EP 1 730 432 A1 comprises a comparator and a transistor.
- control circuit for a gas valve.
- the control circuit is defined in the claim 1.
- the drive circuit of the control circuit comprises at least two transistors.
- a first parallel connection of a resistor, a capacitor and a first and a second diode being serially connected is connected between the gate and the source of a first transistor.
- a second parallel connection of a resistor, a capacitor (and a first and a second diode being serially connected is connected between the gate and the source of a second transistor.
- a first series connection having a resistor and a capacitor is connected with a first contact point between the first diode and the second diode assigned to the first transistor and with a second contact point to a first output contact of the fail-safe circuit.
- a second series connection having a resistor and a capacitor is connected with a first contact point between the first diode and the second diode assigned to the second transistor and with a second contact point to the first output contact of the fail-safe circuit.
- a series connection of the first transistor and the second transistor is connected between a power supply contact and a second output contact of the fail-safe circuit.
- the control circuit of the present application is able to withstand failures and guarantees the safety of a gas valve to be operated. Any failure at the microprocessor will stop both transistors driven by the fail-safe circuit.
- the source of the first transistor is connected to a first output contact of the control circuit
- the drain of the second transistor is connected to a second output contact of the control circuit
- the source of the first transistor and the drain of the second transistor are connected to each other through a third diode.
- the drain of the first transistor is connected directly or indirectly through a third transistor to the power supply contact.
- the source of the second transistor is connected directly or indirectly through a resistor to the second output contact of fail-safe circuit.
- the drive circuit of the control circuit comprises a third transistor being operated on basis of a second signal provided by the microprocessor, wherein the second signal is different from the first signal.
- the second signal is provided by the microprocessor at a second input contact of the control circuit, namely at an input contact of the drive circuit.
- a parallel connection of third and fourth series connections each having a resistor, a fourth diode and a fifth diode is connected between the third transistor and the first out-put contact of the fail-safe circuit. This provides a valve current control.
- the first series connection and the second series connection are both connected with the respective second contact point indirectly to the first output contact of the fail-safe circuit, namely in such a way that the second contact point of the first series connection is connected between the fourth diode and the fifth diode of the third series connection being connected between the third transistor and a first output contact of the fail-safe circuit, and that the second contact point of the second series is connected between the fourth diode and the fifth diode of the fourth series connection being connected between the third transistor and a first output contact of the fail-safe circuit.
- the present patent application relates to control circuit 10 for a gas valve.
- the control circuit 10 comprises input contacts by which the control circuit 10 is connectable to a microprocessor, output contacts by which the control circuit 10 is connectable to the gas valve to be operated, a drive circuit 11 and a fail-safe circuit 12.
- the fail-safe circuit is also often called watchdog circuit.
- the first signal contains two signal components, namely a high-frequency signal component having a first duty cycle and a low-frequency signal component having a second duty cycle.
- the first duty cycle and the second duty cycle are preferably the same.
- the first signal is provided by the microprocessor at a first input contact 21 of the control circuit 10, namely at an input contact 21 of the fail-safe circuit 12.
- the first transistor 19 and a second transistor 20 are both provided by MOSFET transistors.
- a first parallel connection having a resistor 33, a capacitor 34 and a first and a second diode 35, 36 being serially connected is connected between the gate and the source of the first transistor 19.
- the first and the second diode 35, 36 of the first parallel connection are serially connected in such a way that the cathode of the first diode 35 is connected to gate of the first transistor 19, that the anode of the first diode 35 is connected to the cathode of the second diode 36, and that the anode of the second diode 36 is connected to the source of the first transistor 19.
- a second parallel connection also having a resistor 33, a capacitor 34 and a first and a second diode 35, 36 being serially connected is connected between the gate and the source of the second transistor 20.
- the first and the second diode 35, 36 of the second parallel connection are serially connected in such a way that the cathode of the first diode 35 is connected to gate of the second transistor 20, that the anode of the first diode 35 is connected to the cathode of the second diode 36, and that the anode of the second diode 36 is connected to the source of the second transistor 20.
- a first series connection 37 having a resistor 38 and a capacitor 39 is connected with a first contact point between the first diode 35 and the second diode 36 assigned to the first transistor 19 and with a second contact point to a first out-put contact 27 of the fail-safe circuit 12.
- a further capacitor 41 is connected in parallel to one of the diodes of the first parallel connection, namely in parallel to the second diode 36.
- a second series connection 40 also having a resistor 38 and a capacitor 39 is connected with a first contact point between the first diode 35 and the second diode 36 assigned to the second transistor 20 and with a second contact point to the first output contact 27 of the fail-safe circuit 12.
- Another further capacitor 41 is connected in parallel to the fifth diode 36 of the second parallel connection.
- the drain of the first transistor 19 is according to the embodiment of Figure 1 directly connected to a power supply contact 18.
- the source of the of the second transistor 20 is according to the embodiment of Figure 1 directly connected to a second output contact 28 of the fail-safe circuit 12, wherein the second output contact 28 of the fail-safe circuit 12 is connected to ground.
- the source of the first transistor 19 is connected to the drain of the second transistor 20 through a third diode 30, wherein the anode of the third diode 30 is connected to the drain of the of the second transistor 20 and wherein the cathode of the third diode 30 is connected to the source of the first transistor 19.
- the source of the first transistor 19 is connected to a first output contact 31 of the control circuit and the drain of the second transistor 20 is connected to a second output contact 32.
- the gas valve to be operated is connectable to these output contacts 31 and 32.
- a resistor 24 is connected between the first output contact 27 of the fail-safe circuit 12 and power supply contact 18.
- the microprocessor provides the first signal at the input contact 21.
- the signal provided at the input contact 21 comprises the high-frequency (e.g. 1 MHz) signal component and the low-frequency (e.g. 4 kHz) signal component.
- the high-frequency signal component has the first duty cycle and the low-frequency signal component having the second duty cycle.
- the first duty cycle and the second duty cycle of the two signal components of the first signal provided at the input contact 21 are non-variable.
- the first duty cycle and the second duty cycle of the two signal components of the first signal are preferably each 50%, meaning that the high-frequency signal component and the low-frequency signal component of the first signal are responsively present for a defined time period and responsively disappear for the same time period.
- the first signal provided by the microprocessor at the input contact 21 comprises for a 11 msec the high-frequency signal component with a frequency of e.g.1 MHz, thereafter the for 11 msec the low-frequency signal component with a frequency of e.g. 4 kHz, thereafter for 11 msec the high-frequency signal component with the frequency of e.g. 1 MHz, and so on.
- the high-frequency signal component and the low-frequency signal component succeed each other in time.
- the drive circuit 11 of Figure 1 comprises a third transistor 13. According to the embodiment of Figure 2 , the drain of the first transistor 19 is indirectly connected to the power supply contact 18 through said third transistor 13.
- the drive circuit 11 of Figure 2 comprises a series connection of three transistors, namely of the transistors 13, 19 and 20.
- the third transistor 13 of the drive circuit 11 according to Figure 2 is operated on basis of a second signal provided by the microprocessor, wherein the second signal is provided by the microprocessor at a second input contact 14 of the control circuit 10, namely at an input contact 14 of the drive circuit 11.
- the second signal provided by the microprocessor at the second input contact 14 is different from the first signal provided by the microprocessor at the first input contact 21.
- the second signal provided by the microprocessor at the second input contact 14 has a third frequency and a third duty cycle.
- the third frequency (e.g. 32 kHz) of the second signal provided at the second input contact 14 is independent from the two frequencies of the two signal components of the first signal provided at the first input contact 21.
- the third frequency of the second signal is between the two frequencies of the two signal components of the first signal. This ensures that the switching of transistor 13 is in an inaudible area.
- the third frequency of the second signal is not between the two frequencies of the two signal components of the first signal.
- the third duty cycle of the second signal provided at the second input contact 14 is variable.
- the second signal is shifted from the second input contact 14 to the third transistor 13 by a fourth transistor 15 of the drive circuit 11.
- the fourth transistor 15 is provided by a NPN transistor and the third transistor 13 is provided by a P-MOSFET transistor.
- the second input contact 14 is connected to the basis of the fourth transistor 15.
- the collector of the fourth transistor 15 is connected to the gate of the third transistor 13.
- the emitter of the fourth transistor 15 is connected to ground through a resistor 16.
- the collector of the fourth transistor 15 and the source of the third transistor 13 are both connected to the power supply contact 18, namely the source of the third transistor 13 directly and the collector of the fourth transistor 15 through a resistor 17.
- the drain of the third transistor 13 is connected to the drain of the first transistor 19.
- a series connection of the first transistor 19 and the second transistor 20 is connected between the third transistor 13 and the second output contact 28 of the fail-safe circuit 12.
- a parallel connection of third series connection 22 and fourth series connection 23 each having a resistor 24, a fourth diode 25 and a fifth diode 26 is connected between the third transistor 13 and a first output contact 27 of the fail-safe circuit 12.
- a resistor 29 is preferably connected between ground and the source of the second transistor 20. Between the resistor 29 and the source of the second transistor 20 there is an output contact 52 by which the drive circuit 11 is connectable to the microprocessor which provides the signals at the input contacts 14 and 21. It is thereby possible to provide a feedback signal to the microprocessor.
- the first control signal provided at the first input contact 21 drives the transistors 19 and 20 via the fail safe circuit 12.
- the second control signal provided at the second input contact 14 drives the third transistor 13.
- a failure will drive one transistor of the transistors 13, 19 and 20 in conduction or short.
- the gas valve to be operated cannot be energized.
- the third transistor 13 is driven like a switching device at a defined frequency and variable duty cycle.
- the duty cycle is defined to provide the output current needed to operate the gas valve.
- the fail-safe circuit 12 is provided with the first input signal.
- the diode arrays provided by the diodes 35 and 36 force to charge and to discharge of the capacitors 39.
- the charge of the capacitors 39 is initiated by the third transistor 19.
- the discharge of the capacitors 39 is initiated by the fail-safe circuit 12.
- the capacitors 34 in combination with resistors 33, assure that the transistors 19, 20 are switched on for a defined time.
- the resistor 29 changes the current of the output into a voltage feedback.
- This feedback signal is used by the microprocessor to adapt the variable duty cycle of the signal provided at the first input contact 14 and thereby to adapt the electrical current at the output contacts 31 and 32.
- This feedback signal can also used to detect a failure in the circuit that drives the third transistor 13.
- the further improved drive circuit 11 comprises a further contact 53 for performing the safety check of the transistors 13, 19 and 20 in a standby mode in which no electrical current is provided to the gas valve being connected to the output contacts 31 and 32.
- a series connection of two resistors 54 and 55 is connected between the two output contacts 31 and 32, whereby another resistor 56 is connected with a first contact point to the contact 53 and with a second contact point between the two resistors 54 and 55.
- the safety check of the transistors 13, 19 and 20 can be done as follows:
- the transistors 13, 19 and 20 can be checked by means of a single signal in a standby mode and by means of a current controlled mechanism in the operational mode.
- a current controlled mechanism in the operational mode.
- power for the safety check is provided at the first transistor 19 being in the middle of the series connection of three transistors 13, 19 and 20.
- FIG 4 shows an exemplary embodiment for the fail-safe circuit 12.
- the fail-safe circuit 12 shown in Figure 2 is known from EP 1 730 760 B1 .
- the same comprises two transistors 42 and 43, two diodes 44 and 45, a capacitor 46 connected in parallel to the two diodes 44 and 45, a series connection 47 of further capacitors 48 and resistors 49, 50 and 51.
- the two resistors 49, 50 and connected between the input contact 21 of the fail-safe circuit 12 and the base of the input transistor 43.
- the collector of the input transistor 43 is connected to the base of the output transistor 42.
- the collector of the output transistor 42 provides the first output 27 of the fail-safe circuit 12.
- Other fail-safe circuits 12 can be used in connection with the above described drive circuit 11 for providing the control circuit 10.
Landscapes
- Engineering & Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Combustion & Propulsion (AREA)
- Mechanical Engineering (AREA)
- General Engineering & Computer Science (AREA)
- Electronic Switches (AREA)
- Safety Devices In Control Systems (AREA)
Claims (14)
- Circuit de commande (10) pour une soupape à gaz, le circuit de commande (10) comprenant un contact d'entrée (14, 21) permettant de connecter le circuit de commande à un microprocesseur, un contact de sortie (31, 32) permettant de connecter le circuit de commande à la soupape à gaz à faire fonctionner, un circuit d'attaque (11) et un circuit à sûreté intégrée (12), lequel circuit d'attaque (11) comprend un premier transistor (19) et un deuxième transistor (20) tous deux fonctionnant par le biais du circuit à sûreté intégrée (12) en fonction d'un premier signal fourni par le microprocesseur, et lequel premier signal est fourni par le microprocesseur au niveau d'un premier contact d'entrée (21) du circuit de commande, autrement dit d'un contact d'entrée (21) du circuit à sûreté intégrée (12), le circuit de commande étant caractérisé en ce que
un premier montage en parallèle d'une résistance (33), d'un condensateur (34) et d'une première et d'une deuxième diode (35, 36) montées en série est connecté entre la grille et la source du premier transistor (19),
un deuxième montage en parallèle d'une résistance (33), d'un condensateur (34) et d'une première et d'une deuxième diode (35, 36) montées en série est connecté entre la grille et la source du deuxième transistor (20),
un premier montage en série (37) comportant une résistance (38) et un condensateur (39) est connecté avec un premier point de contact entre la première diode (35) et la deuxième diode (36) assigné au premier transistor (19) et avec un deuxième point de contact à un premier contact de sortie (27) du circuit à sûreté intégrée (12),
un deuxième montage en série (40) comportant une résistance (38) et un condensateur (39) est connecté avec un premier point de contact entre la première diode (35) et la deuxième diode (36) assigné au deuxième transistor (20) et avec un deuxième point de contact au premier contact de sortie (27) du circuit à sûreté intégrée (12),
un montage en série du premier transistor (19) et du deuxième transistor (20) est connecté entre un contact d'alimentation (18) et un deuxième contact de sortie (28) du circuit à sûreté intégrée (12). - Circuit de commande selon la revendication 1, caractérisé en ce que le premier signal fourni par le microprocesseur comprend une composante de signal haute fréquence présentant un premier rapport cyclique et une composante de signal basse fréquence possédant un deuxième rapport cyclique.
- Circuit de commande selon la revendication 1 ou 2, caractérisé en ce qu'un condensateur (41) est monté en parallèle avec l'une des diodes du premier montage en parallèle, et en ce qu'un autre condensateur (41) est monté en parallèle avec l'une des diodes du deuxième montage en parallèle.
- Circuit de commande selon l'une des revendications 1 à 3, caractérisé en ce que
la source du premier transistor (19) est connectée à un premier contact de sortie (31) du circuit de commande,
le drain du deuxième transistor (20) est connecté à un deuxième contact de sortie (32) du circuit de commande,
la source du premier transistor (19) et le drain du deuxième transistor (20) sont connectés entre eux par le biais d'une troisième diode (30). - Circuit de commande selon l'une des revendications 1 à 4, caractérisé en ce que
le drain du premier transistor (19) est connecté directement ou indirectement par le biais d'un troisième transistor (13) au contact d'alimentation (18),
la source du deuxième transistor (20) est connectée directement ou indirectement par le biais d'une résistance (29) au deuxième contact de sortie (28) du circuit à sûreté intégrée (12). - Circuit de commande selon l'une des revendications 1 à 5, caractérisé en ce que le premier montage en série (37) et le deuxième montage en série (40) sont tous deux connectés avec le deuxième point de contact respectif au premier contact de sortie (27) du circuit à sûreté intégrée.
- Circuit de commande selon l'une des revendications 1 à 5, caractérisé par un troisième transistor (13) du circuit d'attaque (11) fonctionnant en fonction d'un deuxième signal fourni par le microprocesseur,
dans lequel le deuxième signal est différent du premier signal,
dans lequel le deuxième signal est fourni par le microprocesseur au niveau d'un deuxième contact d'entrée (14) du circuit de commande (10), autrement dit au niveau d'un contact d'entrée (14) du circuit d'attaque (11),
dans lequel un montage en parallèle des troisième et quatrième montages en série (22, 23) comportant chacun une résistance (24), une quatrième diode (25) et une cinquième diode (26) est connecté entre le troisième transistor (13) et le premier contact de sortie (27) du circuit à sûreté intégrée (12). - Circuit de commande selon la revendication 7, caractérisé en ce que le premier montage en série (37) et le deuxième montage en série (40) sont tous deux connectés avec le deuxième point de contact respectif indirectement au premier contact de sortie (27) du circuit à sûreté intégrée, autrement dit de telle manière que
le deuxième point de contact du premier montage en série est connecté entre la quatrième diode (25) et la cinquième diode (26) du troisième montage en série (22) connecté entre le troisième transistor (13) et un premier contact de sortie (27) du circuit à sûreté intégrée,
le deuxième point de contact du deuxième montage en série est connecté entre la quatrième diode (25) et la cinquième diode (26) du quatrième montage série (23) connecté entre le troisième transistor (13) et un premier contact de sortie (27) du circuit à sûreté intégrée. - Circuit de commande selon la revendication 7 ou 8, caractérisé en ce que le deuxième signal présente une troisième fréquence et un troisième rapport cyclique, laquelle troisième fréquence du deuxième signal est indépendante de la fréquence de la composante de signal haute fréquence du premier signal et indépendante de la fréquence de la composante de signal basse fréquence du premier signal.
- Circuit de commande selon l'une des revendications 7 à 9, caractérisé en ce que le troisième rapport cyclique est variable alors que le premier rapport cyclique et le deuxième rapport cyclique sont tous deux non variables.
- Circuit de commande selon l'une des revendications 7 à 10, caractérisé en ce que le deuxième signal est transféré du deuxième contact d'entrée (14) vers le troisième transistor (13) par un quatrième transistor (15) du circuit d'attaque (11).
- Circuit de commande selon l'une des revendications 7 à 11, caractérisé par un autre contact (53) servant à réaliser un contrôle de sûreté des premier, deuxième et troisième transistors (13, 19, 20).
- Circuit de commande selon la revendication 12, caractérisé en ce qu'un montage en série de deux résistances (54, 55) est connecté entre les contacts de sortie (31, 32) moyennant quoi une autre résistance (56) est connectée avec un premier point de contact au contact (53) et avec un deuxième point de contact entre les résistances (54, 55) montées en série entre les contacts de sortie, un montage en parallèle d'une autre résistance (57) et d'un condensateur (59) étant connecté entre le contact (53) et la masse, et moyennant quoi l'un des contacts de sortie (32) est connecté au contact d'alimentation (18) par le biais d'une autre résistance (58).
- Circuit de commande selon l'une des revendications 1 à 13, caractérisé en ce que les contacts de sortie (27, 28) du circuit à sûreté intégrée (12) sont fournis par un transistor de sortie (42) du circuit à sûreté intégrée (12).
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP13158436.9A EP2775207B1 (fr) | 2013-03-08 | 2013-03-08 | Circuit de commande pour soupape à gaz |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP13158436.9A EP2775207B1 (fr) | 2013-03-08 | 2013-03-08 | Circuit de commande pour soupape à gaz |
Publications (2)
Publication Number | Publication Date |
---|---|
EP2775207A1 EP2775207A1 (fr) | 2014-09-10 |
EP2775207B1 true EP2775207B1 (fr) | 2016-06-01 |
Family
ID=47900693
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP13158436.9A Active EP2775207B1 (fr) | 2013-03-08 | 2013-03-08 | Circuit de commande pour soupape à gaz |
Country Status (1)
Country | Link |
---|---|
EP (1) | EP2775207B1 (fr) |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4865538A (en) * | 1987-09-10 | 1989-09-12 | Hamilton Standard Controls, Inc. | Fail safe gas valve drive circuit |
EP1730760B1 (fr) | 2004-04-01 | 2010-07-28 | Honeywell Technologies Sarl | Circuit de commande pour soupapes a gaz fonctionnant par relais |
DE102004016764B3 (de) | 2004-04-01 | 2005-09-08 | Honeywell B.V. | Fail-Safe-Schaltung für Gasventile |
-
2013
- 2013-03-08 EP EP13158436.9A patent/EP2775207B1/fr active Active
Also Published As
Publication number | Publication date |
---|---|
EP2775207A1 (fr) | 2014-09-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10630210B2 (en) | Optocoupler-based control circuit and method thereof | |
CN103348257B (zh) | 用于对晶体管进行操控的方法以及操控电路 | |
KR101478352B1 (ko) | 비정상 스위칭 감시 장치 및 감시 방법 | |
US9496703B2 (en) | Leakage current detection circuit, light apparatus comprising the same and leakage current detection method | |
JP2003224968A (ja) | スイッチング電源回路 | |
US20130187656A1 (en) | Methods for Monitoring Functionality of a Switch and Driver Units for Switches | |
WO2006043391A1 (fr) | Dispositif d'attaque | |
US11411414B2 (en) | Power supply device that performs malfunctioned determination | |
EP3996239A1 (fr) | Procédé et appareil de gestion de panne pour dispositif d'alimentation électrique | |
US20130152910A1 (en) | Internal combustion engine ignition device | |
JP2013085419A (ja) | 電力変換装置 | |
JP2014073036A (ja) | 電源装置および電源装置の異常判定方法 | |
US20100156512A1 (en) | Charge pump controller and method therefor | |
EP2775207B1 (fr) | Circuit de commande pour soupape à gaz | |
EP3226367A1 (fr) | Système et son ensemble de commutateur avec protection contre les défaillances et procédé associé | |
KR102502388B1 (ko) | 차량의 eps 전원 공급 제어 장치 및 방법 | |
JP6417427B2 (ja) | 負荷駆動装置及びそれを用いた車載制御装置 | |
JP6575484B2 (ja) | 電圧検出装置 | |
EP3660529B1 (fr) | Dispositif pour détecter l'état de charge d'une alimentation électrique de commande | |
US11264890B2 (en) | Power supply protection circuit | |
US8638129B2 (en) | Power circuit | |
EP2387046B1 (fr) | Circuit d'attaque électrique et circuit sécurisé intégré pour soupape de gaz | |
JP2007116873A (ja) | 電源装置 | |
CN220210238U (zh) | 高边驱动电路及电子设备 | |
EP4175096A1 (fr) | Circuit de protection contre les surtensions et dispositif électrique |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 20130308 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
AX | Request for extension of the european patent |
Extension state: BA ME |
|
R17P | Request for examination filed (corrected) |
Effective date: 20150226 |
|
RBV | Designated contracting states (corrected) |
Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
INTG | Intention to grant announced |
Effective date: 20151214 |
|
GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: EP Ref country code: AT Ref legal event code: REF Ref document number: 804117 Country of ref document: AT Kind code of ref document: T Effective date: 20160615 |
|
REG | Reference to a national code |
Ref country code: IE Ref legal event code: FG4D |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R096 Ref document number: 602013008150 Country of ref document: DE |
|
REG | Reference to a national code |
Ref country code: LT Ref legal event code: MG4D |
|
REG | Reference to a national code |
Ref country code: NL Ref legal event code: MP Effective date: 20160601 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160601 Ref country code: NO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160901 Ref country code: LT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160601 |
|
REG | Reference to a national code |
Ref country code: AT Ref legal event code: MK05 Ref document number: 804117 Country of ref document: AT Kind code of ref document: T Effective date: 20160601 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: LV Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160601 Ref country code: GR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160902 Ref country code: SE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160601 Ref country code: ES Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160601 Ref country code: NL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160601 Ref country code: HR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160601 Ref country code: RS Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160601 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: EE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160601 Ref country code: SK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160601 Ref country code: RO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160601 Ref country code: CZ Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160601 Ref country code: IT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160601 Ref country code: IS Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20161001 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: PLFP Year of fee payment: 5 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: AT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160601 Ref country code: BE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160601 Ref country code: SM Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160601 Ref country code: PL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160601 Ref country code: PT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20161003 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R097 Ref document number: 602013008150 Country of ref document: DE |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed |
Effective date: 20170302 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160601 Ref country code: SI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160601 |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: PL |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MC Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160601 |
|
REG | Reference to a national code |
Ref country code: IE Ref legal event code: MM4A |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: LU Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20170308 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: CH Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20170331 Ref country code: IE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20170308 Ref country code: LI Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20170331 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: PLFP Year of fee payment: 6 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MT Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20170308 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: AL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160601 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: HU Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO Effective date: 20130308 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: BG Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160601 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: CY Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20160601 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160601 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: TR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160601 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R081 Ref document number: 602013008150 Country of ref document: DE Owner name: PITTWAY SARL, CH Free format text: FORMER OWNER: HONEYWELL TECHNOLOGIES SARL, ROLLE, CH |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: 732E Free format text: REGISTERED BETWEEN 20220505 AND 20220512 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 20230323 Year of fee payment: 11 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20230427 Year of fee payment: 11 |
|
P01 | Opt-out of the competence of the unified patent court (upc) registered |
Effective date: 20230827 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 20240319 Year of fee payment: 12 |