EP2775207B1 - Control circuit for a gas valve - Google Patents

Control circuit for a gas valve Download PDF

Info

Publication number
EP2775207B1
EP2775207B1 EP13158436.9A EP13158436A EP2775207B1 EP 2775207 B1 EP2775207 B1 EP 2775207B1 EP 13158436 A EP13158436 A EP 13158436A EP 2775207 B1 EP2775207 B1 EP 2775207B1
Authority
EP
European Patent Office
Prior art keywords
transistor
contact
control circuit
fail
diode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
EP13158436.9A
Other languages
German (de)
French (fr)
Other versions
EP2775207A1 (en
Inventor
Daniele Galeazzi
Derk Vegter
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Garrett Motion SARL
Original Assignee
Honeywell Technologies SARL
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Honeywell Technologies SARL filed Critical Honeywell Technologies SARL
Priority to EP13158436.9A priority Critical patent/EP2775207B1/en
Publication of EP2775207A1 publication Critical patent/EP2775207A1/en
Application granted granted Critical
Publication of EP2775207B1 publication Critical patent/EP2775207B1/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • FMECHANICAL ENGINEERING; LIGHTING; HEATING; WEAPONS; BLASTING
    • F23COMBUSTION APPARATUS; COMBUSTION PROCESSES
    • F23NREGULATING OR CONTROLLING COMBUSTION
    • F23N5/00Systems for controlling combustion
    • F23N5/24Preventing development of abnormal or undesired conditions, i.e. safety arrangements
    • F23N5/242Preventing development of abnormal or undesired conditions, i.e. safety arrangements using electronic means
    • FMECHANICAL ENGINEERING; LIGHTING; HEATING; WEAPONS; BLASTING
    • F23COMBUSTION APPARATUS; COMBUSTION PROCESSES
    • F23NREGULATING OR CONTROLLING COMBUSTION
    • F23N2227/00Ignition or checking
    • F23N2227/12Burner simulation or checking
    • F23N2227/16Checking components, e.g. electronic
    • FMECHANICAL ENGINEERING; LIGHTING; HEATING; WEAPONS; BLASTING
    • F23COMBUSTION APPARATUS; COMBUSTION PROCESSES
    • F23NREGULATING OR CONTROLLING COMBUSTION
    • F23N2231/00Fail safe

Description

  • The present patent application relates to a control circuit for a gas valve.
  • Such a control circuit is known from document US 4865538 , which discloses in combination the features of the preamble of claim 1.
  • Automatic control for a gas valve needs to be fail safe. If an automatic control is based on a microprocessor, an additional fail-safe watchdog makes the total control fail safe. In case of any failure the gas valve shall stop in a safe status, meaning that the gas valve shall not open and shall not be ignited.
  • EP 1 730 760 B1 discloses a control circuit for a gas valve. The control circuit according to EP 1 730 760 B1 comprises an input contact by which the control circuit is connectable to a microprocessor, output contacts by which the control circuit is connectable to the gas valve to be operated, a drive circuit and a fail-safe circuit. The microprocessor is connectable to an input contact of the control signal, namely to an input contact of the fail-safe circuit, whereby the fail-safe circuit can only open the gas valve when an input signal having at least two different frequency signals succeeding each other in time is provided at the input contact of the fail-safe circuit. The drive circuit of the control circuit known from EP 1 730 760 B1 comprises two Darlington transistor circuits.
  • Another control circuit for a gas valve comprises an input contact by which the control circuit is connectable to a microprocessor, output contacts by which the control circuit is connectable to the gas valve to be operated, a drive circuit and a fail-safe circuit is known from EP 1 730 432 A1 . The fail-safe circuit of the control circuit of EP 1 730 432 A1 is almost identical to the fail-safe circuit of the control circuit of EP 1 730 760 B1 . The drive circuit of the control circuit known from EP 1 730 432 A1 comprises a comparator and a transistor.
  • Against this background, a novel control circuit for a gas valve is provided. The control circuit is defined in the claim 1.
  • The drive circuit of the control circuit comprises at least two transistors.
  • A first parallel connection of a resistor, a capacitor and a first and a second diode being serially connected is connected between the gate and the source of a first transistor.
  • A second parallel connection of a resistor, a capacitor (and a first and a second diode being serially connected is connected between the gate and the source of a second transistor.
  • A first series connection having a resistor and a capacitor is connected with a first contact point between the first diode and the second diode assigned to the first transistor and with a second contact point to a first output contact of the fail-safe circuit.
  • A second series connection having a resistor and a capacitor is connected with a first contact point between the first diode and the second diode assigned to the second transistor and with a second contact point to the first output contact of the fail-safe circuit.
  • A series connection of the first transistor and the second transistor is connected between a power supply contact and a second output contact of the fail-safe circuit.
  • The control circuit of the present application is able to withstand failures and guarantees the safety of a gas valve to be operated. Any failure at the microprocessor will stop both transistors driven by the fail-safe circuit.
  • Preferably, the source of the first transistor is connected to a first output contact of the control circuit, the drain of the second transistor is connected to a second output contact of the control circuit, and the source of the first transistor and the drain of the second transistor are connected to each other through a third diode. The drain of the first transistor is connected directly or indirectly through a third transistor to the power supply contact. The source of the second transistor is connected directly or indirectly through a resistor to the second output contact of fail-safe circuit.
  • According to an improved development, the drive circuit of the control circuit comprises a third transistor being operated on basis of a second signal provided by the microprocessor, wherein the second signal is different from the first signal. The second signal is provided by the microprocessor at a second input contact of the control circuit, namely at an input contact of the drive circuit. A parallel connection of third and fourth series connections each having a resistor, a fourth diode and a fifth diode is connected between the third transistor and the first out-put contact of the fail-safe circuit. This provides a valve current control.
  • Preferably, the first series connection and the second series connection are both connected with the respective second contact point indirectly to the first output contact of the fail-safe circuit, namely in such a way that the second contact point of the first series connection is connected between the fourth diode and the fifth diode of the third series connection being connected between the third transistor and a first output contact of the fail-safe circuit, and that the second contact point of the second series is connected between the fourth diode and the fifth diode of the fourth series connection being connected between the third transistor and a first output contact of the fail-safe circuit.
  • Preferred developments of the invention are provided by the dependent claims and the description which follows. Exemplary embodiments are explained in more detail on the basis of the drawing, in which:
  • Figure 1
    shows a control circuit for operating a gas valve;
    Figure 2
    shows another control circuit for operating a gas valve;
    Figure 3
    shows another control circuit for operating a gas valve; and
    Figure 4
    shows details of a preferred fail-safe circuit for the control circuits of figures 1, 2 and 3.
  • The present patent application relates to control circuit 10 for a gas valve.
  • The control circuit 10 comprises input contacts by which the control circuit 10 is connectable to a microprocessor, output contacts by which the control circuit 10 is connectable to the gas valve to be operated, a drive circuit 11 and a fail-safe circuit 12. The fail-safe circuit is also often called watchdog circuit.
  • The drive circuit 11 of the control circuit 10 comprises a first transistor 19 and a second transistor 20. The first transistor 19 and the second transistor 20 are both operated through the fail-safe circuit 12 on basis of a first signal provided by the microprocessor.
  • The first signal contains two signal components, namely a high-frequency signal component having a first duty cycle and a low-frequency signal component having a second duty cycle. The first duty cycle and the second duty cycle are preferably the same.
  • The first signal is provided by the microprocessor at a first input contact 21 of the control circuit 10, namely at an input contact 21 of the fail-safe circuit 12.
  • The first transistor 19 and a second transistor 20 are both provided by MOSFET transistors.
  • A first parallel connection having a resistor 33, a capacitor 34 and a first and a second diode 35, 36 being serially connected is connected between the gate and the source of the first transistor 19.
  • The first and the second diode 35, 36 of the first parallel connection are serially connected in such a way that the cathode of the first diode 35 is connected to gate of the first transistor 19, that the anode of the first diode 35 is connected to the cathode of the second diode 36, and that the anode of the second diode 36 is connected to the source of the first transistor 19.
  • A second parallel connection also having a resistor 33, a capacitor 34 and a first and a second diode 35, 36 being serially connected is connected between the gate and the source of the second transistor 20.
  • The first and the second diode 35, 36 of the second parallel connection are serially connected in such a way that the cathode of the first diode 35 is connected to gate of the second transistor 20, that the anode of the first diode 35 is connected to the cathode of the second diode 36, and that the anode of the second diode 36 is connected to the source of the second transistor 20.
  • A first series connection 37 having a resistor 38 and a capacitor 39 is connected with a first contact point between the first diode 35 and the second diode 36 assigned to the first transistor 19 and with a second contact point to a first out-put contact 27 of the fail-safe circuit 12. A further capacitor 41 is connected in parallel to one of the diodes of the first parallel connection, namely in parallel to the second diode 36.
  • A second series connection 40 also having a resistor 38 and a capacitor 39 is connected with a first contact point between the first diode 35 and the second diode 36 assigned to the second transistor 20 and with a second contact point to the first output contact 27 of the fail-safe circuit 12. Another further capacitor 41 is connected in parallel to the fifth diode 36 of the second parallel connection.
  • The drain of the first transistor 19 is according to the embodiment of Figure 1 directly connected to a power supply contact 18.
  • The source of the of the second transistor 20 is according to the embodiment of Figure 1 directly connected to a second output contact 28 of the fail-safe circuit 12, wherein the second output contact 28 of the fail-safe circuit 12 is connected to ground.
  • The source of the first transistor 19 is connected to the drain of the second transistor 20 through a third diode 30, wherein the anode of the third diode 30 is connected to the drain of the of the second transistor 20 and wherein the cathode of the third diode 30 is connected to the source of the first transistor 19.
  • The source of the first transistor 19 is connected to a first output contact 31 of the control circuit and the drain of the second transistor 20 is connected to a second output contact 32. The gas valve to be operated is connectable to these output contacts 31 and 32.
  • According to the embodiment of Figure 1, a resistor 24 is connected between the first output contact 27 of the fail-safe circuit 12 and power supply contact 18.
  • As mentioned above, the microprocessor provides the first signal at the input contact 21. The signal provided at the input contact 21 comprises the high-frequency (e.g. 1 MHz) signal component and the low-frequency (e.g. 4 kHz) signal component. The high-frequency signal component has the first duty cycle and the low-frequency signal component having the second duty cycle. The first duty cycle and the second duty cycle of the two signal components of the first signal provided at the input contact 21 are non-variable. The first duty cycle and the second duty cycle of the two signal components of the first signal are preferably each 50%, meaning that the high-frequency signal component and the low-frequency signal component of the first signal are responsively present for a defined time period and responsively disappear for the same time period.
  • E.g. the first signal provided by the microprocessor at the input contact 21 comprises for a 11 msec the high-frequency signal component with a frequency of e.g.1 MHz, thereafter the for 11 msec the low-frequency signal component with a frequency of e.g. 4 kHz, thereafter for 11 msec the high-frequency signal component with the frequency of e.g. 1 MHz, and so on. The high-frequency signal component and the low-frequency signal component succeed each other in time.
  • An improved further development of the drive circuit 11 of Figure 1 is shown in Figure 2. The drive circuit 11 of Figure 1 comprises a third transistor 13. According to the embodiment of Figure 2, the drain of the first transistor 19 is indirectly connected to the power supply contact 18 through said third transistor 13. The drive circuit 11 of Figure 2 comprises a series connection of three transistors, namely of the transistors 13, 19 and 20.
  • The third transistor 13 of the drive circuit 11 according to Figure 2 is operated on basis of a second signal provided by the microprocessor, wherein the second signal is provided by the microprocessor at a second input contact 14 of the control circuit 10, namely at an input contact 14 of the drive circuit 11.
  • The second signal provided by the microprocessor at the second input contact 14 is different from the first signal provided by the microprocessor at the first input contact 21. The second signal provided by the microprocessor at the second input contact 14 has a third frequency and a third duty cycle.
  • The third frequency (e.g. 32 kHz) of the second signal provided at the second input contact 14 is independent from the two frequencies of the two signal components of the first signal provided at the first input contact 21. Preferably, the third frequency of the second signal is between the two frequencies of the two signal components of the first signal. This ensures that the switching of transistor 13 is in an inaudible area.
  • However, it is also possible that the third frequency of the second signal is not between the two frequencies of the two signal components of the first signal.
  • The third duty cycle of the second signal provided at the second input contact 14 is variable. The second signal is shifted from the second input contact 14 to the third transistor 13 by a fourth transistor 15 of the drive circuit 11.
  • As shown in Figure 2, the fourth transistor 15 is provided by a NPN transistor and the third transistor 13 is provided by a P-MOSFET transistor.
  • The second input contact 14 is connected to the basis of the fourth transistor 15. The collector of the fourth transistor 15 is connected to the gate of the third transistor 13. The emitter of the fourth transistor 15 is connected to ground through a resistor 16.
  • The collector of the fourth transistor 15 and the source of the third transistor 13 are both connected to the power supply contact 18, namely the source of the third transistor 13 directly and the collector of the fourth transistor 15 through a resistor 17. The drain of the third transistor 13 is connected to the drain of the first transistor 19.
  • A series connection of the first transistor 19 and the second transistor 20 is connected between the third transistor 13 and the second output contact 28 of the fail-safe circuit 12.
  • A parallel connection of third series connection 22 and fourth series connection 23 each having a resistor 24, a fourth diode 25 and a fifth diode 26 is connected between the third transistor 13 and a first output contact 27 of the fail-safe circuit 12.
  • Each resistor 24 of both series connections 22 and 23 is connected to the drain of the third transistor 13 being a P-MOSFET transistor. The diodes 25, 26 of each series connection 22, 23 are connected in such a way between the resistor 24 of the respective series connection 22, 23 and the first output contact 27 of the fail-safe circuit 12, that the anode of a fourth diode 25 is connected to the resistor 24, that the cathode of the fourth diode 25 is connected to the anode of a fifth diode 26, and that the cathode of the fifth diode 26 is connected to the first output contact 27 of the fail-safe circuit 12.
  • The second contact point of the first series connection comprising the resistor 38 and the capacitor 39 is connected between the fourth diode 25 and the fifth diode 26 of the third series connection 22 being connected between the first transistor 13 and a first output contact 27 of the fail-safe circuit 12.
  • The second contact point of the second series comprising the resistor 38 and the capacitor 39 is connected between the fourth diode 25 and the fifth diode 26 of the fourth series connection 23 being connected between the first transistor 13 and a first output contact 27 of the fail-safe circuit 12.
  • According to Figure 2, a resistor 29 is preferably connected between ground and the source of the second transistor 20. Between the resistor 29 and the source of the second transistor 20 there is an output contact 52 by which the drive circuit 11 is connectable to the microprocessor which provides the signals at the input contacts 14 and 21. It is thereby possible to provide a feedback signal to the microprocessor.
  • The microprocessor being connectable to the input contacts 14, 21 generates two independent control signals.
  • The first control signal provided at the first input contact 21 drives the transistors 19 and 20 via the fail safe circuit 12. The second control signal provided at the second input contact 14 drives the third transistor 13.
  • A failure will drive one transistor of the transistors 13, 19 and 20 in conduction or short. The gas valve to be operated cannot be energized.
  • The third transistor 13 is driven like a switching device at a defined frequency and variable duty cycle. The duty cycle is defined to provide the output current needed to operate the gas valve. The fail-safe circuit 12 is provided with the first input signal.
  • The diode arrays provided by the diodes 35 and 36 force to charge and to discharge of the capacitors 39. The charge of the capacitors 39 is initiated by the third transistor 19. The discharge of the capacitors 39 is initiated by the fail-safe circuit 12. The capacitors 41, in combination with resistors 38, limit the bandwidth of the charging/discharging signal.
  • The capacitors 34, in combination with resistors 33, assure that the transistors 19, 20 are switched on for a defined time. The resistor 29 changes the current of the output into a voltage feedback.
  • The duty cycle of the signal provided by the microprocessor at the input contact 14 controls the electrical current at the output contacts 31 and 32. The resistor 29 provides a feedback signal at the output 52 for the microprocessor.
  • This feedback signal is used by the microprocessor to adapt the variable duty cycle of the signal provided at the first input contact 14 and thereby to adapt the electrical current at the output contacts 31 and 32. This feedback signal can also used to detect a failure in the circuit that drives the third transistor 13.
  • A further improved development of the drive circuit 11 of Figure 1 and 2 is shown in Figure 3. The additional details shown in Figure 3 allow a safety check of the transistors 13, 19 and 20.
  • As shown in Figure 3, the further improved drive circuit 11 comprises a further contact 53 for performing the safety check of the transistors 13, 19 and 20 in a standby mode in which no electrical current is provided to the gas valve being connected to the output contacts 31 and 32.
  • A series connection of two resistors 54 and 55 is connected between the two output contacts 31 and 32, whereby another resistor 56 is connected with a first contact point to the contact 53 and with a second contact point between the two resistors 54 and 55.
  • A parallel connection of another resister 57 and a capacitor 59 is connected between the contact 53 and ground, whereby the resistor 56 and the parallel connection of the resister 57 and the capacitor 59 is connected in series with reference to ground. The output contact 32 being connected to the drain of the second transistor 20 is connected to the power supply contact 18 through another resistor 58. The embodiment of Figure 3 comprises the additional resistors and an additional capacitor.
  • The safety check of the transistors 13, 19 and 20 can be done as follows:
    • First, in the standby mode the power supply provided at power supply contact 18 is measured at the contact 53 using the resistors 58, 54, 55, 56 and 59. The voltage at contact 53 must have a defined value. The second transistor 20 can then be checked because if the same is shorted the output voltage is zero. The power signal provided at power supply contact 18 can then also be checked.
    • Second, in the standby mode the third transistor 13 is periodically switched on by the second input signal provided at the second input contact 14. The first transistor 19 can then be checked because if it is shorted the voltage at contact 53 becomes almost 2 times the voltage being present at contact 53 the when second transistor is shorted.
    • Third, in the standby mode the transistor 42 of the fail-safe circuit 12 (see Figure 4) is periodically switched on by the first signal provided at the first input contact 21 with a duty of 0%. The first and second transistors 19 and 20 are decoupled by capacitor 39 and they are still not conducting. Due to partial conduction of first transistor 19, by the parallel diode in the bulk of transistor 19, drains the current to the collector of the transistor 42 of the fail-safe circuit 12, the voltage at the drain of the transistor 13 drops, and the voltage at contact 53 has have a defined value. Then, the third transistor 13 can be checked. A non-compliant safety check will lead to lock-out.
  • So, in the embodiment of Figure 3 the transistors 13, 19 and 20 can be checked by means of a single signal in a standby mode and by means of a current controlled mechanism in the operational mode. In a reverse conduction by a resistor, an intrinsic or external diode, power for the safety check is provided at the first transistor 19 being in the middle of the series connection of three transistors 13, 19 and 20.
  • Figure 4 shows an exemplary embodiment for the fail-safe circuit 12. The fail-safe circuit 12 shown in Figure 2 is known from EP 1 730 760 B1 . The same comprises two transistors 42 and 43, two diodes 44 and 45, a capacitor 46 connected in parallel to the two diodes 44 and 45, a series connection 47 of further capacitors 48 and resistors 49, 50 and 51. The two resistors 49, 50 and connected between the input contact 21 of the fail-safe circuit 12 and the base of the input transistor 43. The collector of the input transistor 43 is connected to the base of the output transistor 42.
  • The emitter of the input transistor 43 and the emitter of the output transistor 42 are both connected to ground providing the second output 28 of the fail-safe circuit 12.
  • The collector of the output transistor 42 provides the first output 27 of the fail-safe circuit 12. Other fail-safe circuits 12 can be used in connection with the above described drive circuit 11 for providing the control circuit 10.
  • List of reference signs
  • 10
    control circuit
    11
    drive circuit
    12
    fail-safe circuit
    13
    transistor
    14
    input contact
    15
    transistor
    16
    resistor
    17
    resistor
    18
    power supply contact
    19
    transistor
    20
    transistor
    21
    input contact
    22
    series connection
    23
    series connection
    24
    resistor
    25
    diode
    26
    diode
    27
    output contact of fail-safe circuit
    28
    output contact of fail-safe circuit
    29
    resistor
    30
    diode
    31
    output contact
    32
    output contact
    33
    resistor
    34
    capacitor
    35
    diode
    36
    diode
    37
    series connection
    38
    resistor
    39
    capacitor
    40
    series connection
    41
    capacitor
    42
    transistor
    43
    transistor
    44
    diode
    45
    diode
    46
    capacitor
    47
    series connection
    48
    capacitors
    49
    resistor
    50
    resistor
    51
    resistor
    52
    output contact
    53
    contact
    54
    resistor
    55
    resistor
    56
    resistor
    57
    resistor
    58
    resistor
    59
    capacitor

Claims (14)

  1. Control circuit (10) for a gas valve, the control circuit (10) comprising an input contact (14, 21) by which the control circuit is connectable to a microprocessor, an output contact (31, 32) by which the control circuit is connectable to the gas valve to be operated, a drive circuit (11) and a fail-safe circuit (12), wherein the drive circuit (11) comprises a first transistor (19) and a second transistor (20) both being operated through the fail-safe circuit (12) on basis of a first signal provided by the microprocessor, and wherein the first signal is provided by the microprocessor at a first input contact (21) of the control circuit, namely at an input contact (21) of the fail-safe circuit (12), characterized in that
    a first parallel connection of a resistor (33), a capacitor (34) and a first and a second diode (35, 36) being serially connected is connected between the gate and the source of the first transistor (19),
    a second parallel connection of a resistor (33), a capacitor (34) and a first and a second diode (35, 36) being serially connected is connected between the gate and the source of the second transistor (20),
    a first series connection (37) having a resistor (38) and a capacitor (39) is connected with a first contact point between the first diode (35) and the second diode (36) assigned to the first transistor (19) and with a second contact point to a first output contact (27) of the fail-safe circuit (12),
    a second series connection (40) having a resistor (38) and a capacitor (39) is connected with a first contact point between the first diode (35) and the second diode (36) assigned to the second transistor (20) and with a second contact point to the first output contact (27) of the fail-safe circuit (12),
    a series connection of the first transistor (19) and the second transistor (20) is connected between a power supply contact (18) and a second output contact (28) of the fail-safe circuit (12).
  2. Control circuit of claim 1 characterized in that the first signal provided by the microprocessor comprises a high-frequency signal component having a first duty cycle and a low-frequency signal component having a second duty cycle.
  3. Control circuit of claim 1 or 2, characterized in that a capacitor (41) is connected in parallel to one of the diodes of the first parallel connection, and that another capacitor (41) is connected in parallel to one of the diodes of the second parallel connection.
  4. Control circuit of one of claims 1 to 3, characterized in that
    the source of the first transistor (19) is connected to a first output contact (31) of the control circuit,
    the drain of the second transistor (20) is connected to a second output contact (32) of the control circuit,
    the source of the first transistor (19) and the drain of the second transistor (20) are connected to each other through a third diode (30).
  5. Control circuit of one of claims 1 to 4, characterized in that
    the drain of the first transistor (19) is connected directly or indirectly through a third transistor (13) to the power supply contact (18),
    the source of the second transistor (20) is connected directly or indirectly through a resistor (29) to the second output contact (28) of fail-safe circuit (12).
  6. Control circuit of one of claims 1 to 5, characterized in that the first series connection (37) and the second series connection (40) are both connected with the respective second contact point directly to the first output contact (27) of the fail-safe circuit.
  7. Control circuit of one of claims 1 to 5, characterized by a third transistor (13) of the drive circuit (11) being operated on basis of a second signal provided by the microprocessor,
    wherein the second signal is different from the first signal,
    wherein the second signal is provided by the microprocessor at a second input contact (14) of the control circuit (10), namely at an input contact (14) of the drive circuit (11),
    wherein a parallel connection of third and fourth series connections (22, 23) each having a resistor (24), a fourth diode (25) and a fifth diode (26) is connected between the third transistor (13) and the first output contact (27) of the fail-safe circuit (12).
  8. Control circuit of claim 7, characterized in that the first series connection (37) and the second series connection (40) are both connected with the respective second contact point indirectly to the first output contact (27) of the fail-safe circuit, namely in such a way that
    the second contact point of the first series connection is connected between the fourth diode (25) and the fifth diode (26) of the third series connection (22) being connected between the third transistor (13) and a first output contact (27) of the fail-safe circuit,
    the second contact point of the second series is connected between the fourth diode (25) and the fifth diode (26) of the fourth series connection (23) being connected between the third transistor (13) and a first output contact (27) of the fail-safe circuit.
  9. Control circuit of claim 7 or 8, characterized in that the second signal has a third frequency and a third duty cycle, wherein the third frequency of the second signal is independent from the frequency of high-frequency signal component of the first signal and independent from the frequency of low-frequency signal component of the first signal.
  10. Control circuit of one of claims 7 to 9, characterized in that third duty cycle is variable while the first duty cycle and the second duty cycle are both non-variable.
  11. Control circuit of one of claims 7 to 10, characterized in that the second signal is shifted from the second input contact (14) to the third transistor (13) by a fourth transistor (15) of the drive circuit (11).
  12. Control circuit of one of claims 7 to 11, characterized by another contact (53) for performing a safety check of the first, second and third transistors (13, 19, 20).
  13. Control circuit of claim 12, characterized in that a series connection of two resistors (54, 55) is connected between the output contacts (31, 32) whereby another resistor (56) is connected with a first contact point to the contact (53) and with a second contact point between the resistors (54, 55) being in series connection between the output contacts, wherein a parallel connection of another resister (57) and a capacitor (59) is connected between the contact (53) and ground, and whereby one of the output contacts (32) is connected to the power supply contact (18) through another resistor (58).
  14. Control circuit of one of claims 1 to 13, characterized in that the output contacts (27, 28) of the fail-safe circuit (12) are provided by an output transistor (42) of the fail-safe circuit (12).
EP13158436.9A 2013-03-08 2013-03-08 Control circuit for a gas valve Active EP2775207B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
EP13158436.9A EP2775207B1 (en) 2013-03-08 2013-03-08 Control circuit for a gas valve

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP13158436.9A EP2775207B1 (en) 2013-03-08 2013-03-08 Control circuit for a gas valve

Publications (2)

Publication Number Publication Date
EP2775207A1 EP2775207A1 (en) 2014-09-10
EP2775207B1 true EP2775207B1 (en) 2016-06-01

Family

ID=47900693

Family Applications (1)

Application Number Title Priority Date Filing Date
EP13158436.9A Active EP2775207B1 (en) 2013-03-08 2013-03-08 Control circuit for a gas valve

Country Status (1)

Country Link
EP (1) EP2775207B1 (en)

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4865538A (en) * 1987-09-10 1989-09-12 Hamilton Standard Controls, Inc. Fail safe gas valve drive circuit
DE502005010007D1 (en) 2004-04-01 2010-09-09 Honeywell Technologies Sarl CONTROL CIRCUIT FOR RELAYED GAS VALVES
DE102004016764B3 (en) 2004-04-01 2005-09-08 Honeywell B.V. Fail-safe circuit for gas valve, especially piezo-driven gas valve, uses fail-safe circuit for providing output voltage to open gas valve

Also Published As

Publication number Publication date
EP2775207A1 (en) 2014-09-10

Similar Documents

Publication Publication Date Title
US10630210B2 (en) Optocoupler-based control circuit and method thereof
CN103348257B (en) For the method that transistor is manipulated and control circuit
KR101478352B1 (en) Abnormal switching monitoring device and abnormal switching monitoring method
JP2003224968A (en) Switching power circuit
US20130187656A1 (en) Methods for Monitoring Functionality of a Switch and Driver Units for Switches
WO2006043391A1 (en) Driving device
JP5786629B2 (en) Power converter
JP6237952B2 (en) Internal power supply circuit and semiconductor device
US11411414B2 (en) Power supply device that performs malfunctioned determination
EP3996239A1 (en) Troubleshooting method and apparatus for power supply device
US20160276824A1 (en) Leakage current detection circuit, light apparatus comprising the same and leakage current detection method
US20130152910A1 (en) Internal combustion engine ignition device
JP2014073036A (en) Power supply device and abnormality determination method of power supply device
US20100156512A1 (en) Charge pump controller and method therefor
CN220210238U (en) High-side driving circuit and electronic equipment
EP2775207B1 (en) Control circuit for a gas valve
EP3226367A1 (en) System and switch assembly thereof with fault protection and associated method
KR102502388B1 (en) Control device and method for EPS power supply in vehicle
JP6417427B2 (en) Load driving device and in-vehicle control device using the same
JP6575484B2 (en) Voltage detector
EP3660529B1 (en) Device for detecting the load state of driving power supply
US11264890B2 (en) Power supply protection circuit
US8638129B2 (en) Power circuit
EP2387046B1 (en) Power driver and fail safe circuit for a gas valve
JP2007116873A (en) Power unit

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20130308

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

AX Request for extension of the european patent

Extension state: BA ME

R17P Request for examination filed (corrected)

Effective date: 20150226

RBV Designated contracting states (corrected)

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

INTG Intention to grant announced

Effective date: 20151214

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

Ref country code: AT

Ref legal event code: REF

Ref document number: 804117

Country of ref document: AT

Kind code of ref document: T

Effective date: 20160615

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 602013008150

Country of ref document: DE

REG Reference to a national code

Ref country code: LT

Ref legal event code: MG4D

REG Reference to a national code

Ref country code: NL

Ref legal event code: MP

Effective date: 20160601

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160601

Ref country code: NO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160901

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160601

REG Reference to a national code

Ref country code: AT

Ref legal event code: MK05

Ref document number: 804117

Country of ref document: AT

Kind code of ref document: T

Effective date: 20160601

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160601

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160902

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160601

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160601

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160601

Ref country code: HR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160601

Ref country code: RS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160601

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160601

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160601

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160601

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160601

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160601

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20161001

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 5

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160601

Ref country code: BE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160601

Ref country code: SM

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160601

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160601

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20161003

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602013008150

Country of ref document: DE

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20170302

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160601

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160601

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MC

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160601

REG Reference to a national code

Ref country code: IE

Ref legal event code: MM4A

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20170308

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20170331

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20170308

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20170331

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 6

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20170308

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: AL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160601

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: HU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO

Effective date: 20130308

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160601

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CY

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20160601

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160601

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160601

REG Reference to a national code

Ref country code: DE

Ref legal event code: R081

Ref document number: 602013008150

Country of ref document: DE

Owner name: PITTWAY SARL, CH

Free format text: FORMER OWNER: HONEYWELL TECHNOLOGIES SARL, ROLLE, CH

REG Reference to a national code

Ref country code: GB

Ref legal event code: 732E

Free format text: REGISTERED BETWEEN 20220505 AND 20220512

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20230323

Year of fee payment: 11

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20230321

Year of fee payment: 11

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20230427

Year of fee payment: 11

P01 Opt-out of the competence of the unified patent court (upc) registered

Effective date: 20230827