EP2748845A1 - Wafer structure for electronic integrated circuit manufacturing - Google Patents
Wafer structure for electronic integrated circuit manufacturingInfo
- Publication number
- EP2748845A1 EP2748845A1 EP12825755.7A EP12825755A EP2748845A1 EP 2748845 A1 EP2748845 A1 EP 2748845A1 EP 12825755 A EP12825755 A EP 12825755A EP 2748845 A1 EP2748845 A1 EP 2748845A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- region
- energy
- wafer
- conductivity
- interface
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 15
- 239000004065 semiconductor Substances 0.000 claims abstract description 28
- 230000007704 transition Effects 0.000 claims abstract description 16
- 235000012431 wafers Nutrition 0.000 claims description 98
- 150000002500 ions Chemical class 0.000 claims description 25
- 238000000034 method Methods 0.000 claims description 25
- 239000012535 impurity Substances 0.000 claims description 23
- 229910052710 silicon Inorganic materials 0.000 claims description 21
- 239000010703 silicon Substances 0.000 claims description 21
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 18
- 238000006243 chemical reaction Methods 0.000 claims description 14
- 239000002019 doping agent Substances 0.000 claims description 14
- 239000000463 material Substances 0.000 claims description 12
- 238000009792 diffusion process Methods 0.000 claims description 11
- 239000000758 substrate Substances 0.000 claims description 9
- 238000012545 processing Methods 0.000 claims description 8
- 229910052805 deuterium Inorganic materials 0.000 claims description 7
- 239000002245 particle Substances 0.000 claims description 7
- 238000010348 incorporation Methods 0.000 claims description 6
- 238000012546 transfer Methods 0.000 claims description 6
- 239000007787 solid Substances 0.000 claims description 5
- 229910052722 tritium Inorganic materials 0.000 claims description 5
- 229910052782 aluminium Inorganic materials 0.000 claims description 4
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims description 4
- 238000005468 ion implantation Methods 0.000 claims description 4
- 239000007788 liquid Substances 0.000 claims description 4
- 229910052751 metal Inorganic materials 0.000 claims description 4
- 239000002184 metal Substances 0.000 claims description 4
- 238000010517 secondary reaction Methods 0.000 claims description 4
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 claims description 3
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 claims description 3
- 229910052787 antimony Inorganic materials 0.000 claims description 3
- WATWJIUSRGPENY-UHFFFAOYSA-N antimony atom Chemical compound [Sb] WATWJIUSRGPENY-UHFFFAOYSA-N 0.000 claims description 3
- 229910052785 arsenic Inorganic materials 0.000 claims description 3
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 claims description 3
- 230000015572 biosynthetic process Effects 0.000 claims description 3
- 229910052796 boron Inorganic materials 0.000 claims description 3
- 238000005229 chemical vapour deposition Methods 0.000 claims description 3
- 238000004891 communication Methods 0.000 claims description 3
- 238000009826 distribution Methods 0.000 claims description 3
- 229910052733 gallium Inorganic materials 0.000 claims description 3
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 claims description 3
- 230000003068 static effect Effects 0.000 claims description 3
- 230000007547 defect Effects 0.000 description 8
- 230000005855 radiation Effects 0.000 description 8
- 230000000694 effects Effects 0.000 description 7
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 6
- 230000005865 ionizing radiation Effects 0.000 description 6
- 230000003071 parasitic effect Effects 0.000 description 5
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 4
- 230000008859 change Effects 0.000 description 4
- 238000013461 design Methods 0.000 description 4
- 238000000407 epitaxy Methods 0.000 description 4
- 238000002955 isolation Methods 0.000 description 4
- 238000012360 testing method Methods 0.000 description 4
- 230000015556 catabolic process Effects 0.000 description 3
- 238000006731 degradation reaction Methods 0.000 description 3
- 239000011888 foil Substances 0.000 description 3
- 230000036039 immunity Effects 0.000 description 3
- 238000002513 implantation Methods 0.000 description 3
- 238000010884 ion-beam technique Methods 0.000 description 3
- 229960001866 silicon dioxide Drugs 0.000 description 3
- 235000012239 silicon dioxide Nutrition 0.000 description 3
- 239000000377 silicon dioxide Substances 0.000 description 3
- MHAJPDPJQMAIIY-UHFFFAOYSA-N Hydrogen peroxide Chemical compound OO MHAJPDPJQMAIIY-UHFFFAOYSA-N 0.000 description 2
- 238000013459 approach Methods 0.000 description 2
- 239000007767 bonding agent Substances 0.000 description 2
- 230000002939 deleterious effect Effects 0.000 description 2
- -1 deuterium ions Chemical class 0.000 description 2
- 230000004907 flux Effects 0.000 description 2
- 230000005251 gamma ray Effects 0.000 description 2
- 229910052732 germanium Inorganic materials 0.000 description 2
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 2
- 230000000670 limiting effect Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 229910052757 nitrogen Inorganic materials 0.000 description 2
- 230000008569 process Effects 0.000 description 2
- 230000000191 radiation effect Effects 0.000 description 2
- 230000002829 reductive effect Effects 0.000 description 2
- 230000001052 transient effect Effects 0.000 description 2
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 1
- ZAMOUSCENKQFHK-UHFFFAOYSA-N Chlorine atom Chemical compound [Cl] ZAMOUSCENKQFHK-UHFFFAOYSA-N 0.000 description 1
- YZCKVEUIGOORGS-OUBTZVSYSA-N Deuterium Chemical compound [2H] YZCKVEUIGOORGS-OUBTZVSYSA-N 0.000 description 1
- PXGOKWXKJXAPGV-UHFFFAOYSA-N Fluorine Chemical compound FF PXGOKWXKJXAPGV-UHFFFAOYSA-N 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 1
- GRYLNZFGIOXLOG-UHFFFAOYSA-N Nitric acid Chemical compound O[N+]([O-])=O GRYLNZFGIOXLOG-UHFFFAOYSA-N 0.000 description 1
- 239000004698 Polyethylene Substances 0.000 description 1
- NINIDFKCEFEMDL-UHFFFAOYSA-N Sulfur Chemical compound [S] NINIDFKCEFEMDL-UHFFFAOYSA-N 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- YZCKVEUIGOORGS-NJFSPNSNSA-N Tritium Chemical compound [3H] YZCKVEUIGOORGS-NJFSPNSNSA-N 0.000 description 1
- 229910052770 Uranium Inorganic materials 0.000 description 1
- 230000004913 activation Effects 0.000 description 1
- 239000011324 bead Substances 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 229910052799 carbon Inorganic materials 0.000 description 1
- 239000000460 chlorine Substances 0.000 description 1
- 229910052801 chlorine Inorganic materials 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 230000001186 cumulative effect Effects 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000006073 displacement reaction Methods 0.000 description 1
- 230000005670 electromagnetic radiation Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 229910052731 fluorine Inorganic materials 0.000 description 1
- 239000011737 fluorine Substances 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 229910052739 hydrogen Inorganic materials 0.000 description 1
- 239000001257 hydrogen Substances 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 230000005527 interface trap Effects 0.000 description 1
- 230000002427 irreversible effect Effects 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 230000000116 mitigating effect Effects 0.000 description 1
- 229910052758 niobium Inorganic materials 0.000 description 1
- 239000010955 niobium Substances 0.000 description 1
- GUCVJGMIXFAOAE-UHFFFAOYSA-N niobium atom Chemical compound [Nb] GUCVJGMIXFAOAE-UHFFFAOYSA-N 0.000 description 1
- 229910017604 nitric acid Inorganic materials 0.000 description 1
- 230000001151 other effect Effects 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 229920000573 polyethylene Polymers 0.000 description 1
- 238000011160 research Methods 0.000 description 1
- 230000000979 retarding effect Effects 0.000 description 1
- 230000002441 reversible effect Effects 0.000 description 1
- 238000012552 review Methods 0.000 description 1
- 239000011163 secondary particle Substances 0.000 description 1
- 238000010561 standard procedure Methods 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 229910052717 sulfur Inorganic materials 0.000 description 1
- 239000011593 sulfur Substances 0.000 description 1
- 239000010936 titanium Substances 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- JFALSRSLKYAFGM-UHFFFAOYSA-N uranium(0) Chemical compound [U] JFALSRSLKYAFGM-UHFFFAOYSA-N 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/185—Joining of semiconductor bodies for junction formation
- H01L21/187—Joining of semiconductor bodies for junction formation by direct bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
- H01L27/092—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/30—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by physical imperfections; having polished or roughened surface
- H01L29/32—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by physical imperfections; having polished or roughened surface the imperfections being within the semiconductor body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/36—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the concentration or distribution of impurities in the bulk material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66083—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by variation of the electric current supplied or the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. two-terminal devices
- H01L29/6609—Diodes
- H01L29/66136—PN junction diodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
- H01L29/861—Diodes
- H01L29/868—PIN diodes
Definitions
- the present invention relates to wafer structures used for the manufacture of electronic integrated circuits, and more particularly to semiconductor integrated circuits, including complementary metal-oxide-silicon (CMOS) integrated circuits.
- CMOS complementary metal-oxide-silicon
- ionizing radiation such as gamma rays, x-rays, electrons, neutrons, and protons
- MOS metal oxide semiconductor
- SEE's Another class of ionizing radiation damage is called single event effects (SEE's). SEE's result from a transient deposition of charge in the integrated circuit due to a single heavy ion, a single proton, or other single particle. An SEE may cause an upset in the value of a memory bit, a transient analog signal, an electrical latch-up, a gate dielectric rupture, or many other effects. Some such SEE's cause irreversible damage to the integrated circuit, such as in single event latch-up (SEL). Other SEE events only cause loss of data, and may be recovered by re-writing the affected memory location with the correct data, as in single event upset (SEU).
- SEU single event upset
- a family of engineered wafer structures is compatible for use as substrates for manufacturing existing commercial electronic integrated circuits (IC's), or for manufacturing new radiation hardened integrated circuits with design rules that allow for better electrical performance and decreased circuit size.
- hardening of such existing IC's against both total ionizing dose (TID) radiation effects (including, neutrons and the secondary particles generated by the neutrons) and single event effects (SEE) is made possible by both pinning the surface potential of the affected interface regions in the integrated circuit, by limiting the generation of electron hole pairs produced in sensitive regions of the integrated circuit due to bombardment of the IC with heavy ions, gamma rays, x-rays, electrons, protons, or other types of ionizing radiation, and by reducing the minority carrier lifetime in the base regions of the parasitic silicon controlled rectifier (SCR) structures that are inherent in modern CMOS IC's.
- TID total ionizing dose
- SEE single event effects
- Embodiments of the present invention can be combined in such a way as to provide both an improved substrate for manufacturing existing circuits, to provide hardening of newly designed circuits either alone or in combination with existing designs.
- Embodiments of the present invention also provide improved hardening of fully completed integrated circuits via high energy monoenergetic neutron bombardment.
- Monoenergetic neutron bombardment allows for creation of the defects to reduce the minority carrier lifetime in the base regions of the parasitic SCR structures inherent in modern CMOS IC's. Previous work on neutron bombardment of existing ICs proved largely ineffective due to the concomitant large amount of total ionizing radiation delivered along with the neutron irradiation.
- a new family of neutron generators based on a deuterium-tritium (D-T) or deuterium-deuterium (D-D) reaction are capable of delivering orders of magnitude more neutron irradiation without a significant increase in total ionizing dose.
- FIG. 1 is a flow chart of a directed wafer bonding (DWB) method showing a silicon- to-silicon direct bonded flow according to the present invention
- FIG. 2 is a graph of a DWB doping profile according to the present invention, showing the doping density of a handle wafer, the doping density of a device wafer, and the abrupt transition between the two doping densities in an interface region;
- FIG. 3 is an illustration of a bonded wafer according to the present invention, and the corresponding perpendicular and parallel conductivity profiles thereof;
- FIG. 4 is an illustration of a bonded wafer according to the present invention including an integrated circuit fabricated in the device wafer;
- FIG. 5 is an illustration of a wafer structure according to the present invention containing multiple interface regions;
- FIG. 6 is an illustration of a wafer structure according to the present invention wherein the device region is not co-extensive with the handle wafer;
- FIG. 7 is a plot of neutron flux (14 MeV), for a total source output of 1 x 10 11 n/s, according to the present invention.
- FIG. 8 is a schematic diagram of a neutron source test cell according to the present invention.
- a flow chart 10 of a directed wafer bonding (DWB) method shows a silicon-to-silicon directed bonded epitaxial flow according to the present invention.
- the method shown in FIG. 1 is suitable for fabricating photodiodes, but other semiconductor structures can also be fabricated.
- a silicon device wafer 12 is bonded to a silicon handle wafer 14.
- the silicon wafers are typically eight inch wafers each having a thickness of about 725 microns. Other wafer sizes can obviously be used.
- the wafers each have separate doping profiles, and can be the same or a different polarity type as will be explained in further detail below.
- the bonding operation can be accomplished in a variety of different ways.
- a bonding agent such as nitric acid mixed with hydrogen peroxide can be used, followed by a thermal step of baking at 200 degrees to 1,200 degrees Celsius for 1 to 4 hours.
- a bonding agent such as a chemical vapor deposited (CVD) oxide film on at least one of the two wafers being bonded can also be used, followed by bonding at a temperature from 200 to 1,300 degrees Celsius, further followed by thinning the bonded wafer structure to the desired final thickness, further followed by a thermal step of baking at 600 to 1,300 degrees for 1 second to 10 hours in a reducing atmosphere containing hydrogen and nitrogen to eliminate the insulating material at the wafer bond interface .
- CVD chemical vapor deposited
- the device wafer is ground down to a thickness of about one to ten microns. The exact depth can change, and can in fact be greater than ten microns if desired.
- the handle wafer need not be ground down, or only ground down slightly so that the total bonded wafer thickness is about 725 microns for a 200 mm diameter wafer, such that the combination wafer is readily processed in conventional semiconductor processing equipment.
- the device layer 12 is now readily used for conventional semiconductor processing to make any manner of electronic circuits.
- the direct wafer bonding method 10 of the present invention allows a much higher resistivity device layer than conventional epitaxy or diffusion due to the lower overall diffusion-time product (DT product) to produce a bonded structure compared to epitaxy.
- DT product diffusion-time product
- a graph of a DWB doping profile shows the doping density of a handle wafer, the doping density of a device wafer, and the abrupt transition between the two doping densities in an interface region.
- a PiN diode doping profile is shown.
- the doping profile will of course be different for different semiconductor devices.
- the example of FIG. 2 is presented to clearly illustrate the abrupt transition between the device layer and the handle wafer.
- the doping density value 20 is shown to be about 1E19 ions/cm in a p+ anode, down to a depth of about two microns as shown.
- the doping density value 20 is about IE 12 ions/cm (2,000 Ohm-cm).
- the device layer is shown to be of the n- doping type in FIG. 2. From a depth of about 13 microns to 19 microns, a transition region is shown. A first boundary of the transition region is shown at 22, which is physically within the device layer 12. The increase in the transition region doping value 20 from about 1E12 ions/cm to 1E19 ions/cm is due to out diffusion from the highly doped handle wafer 14. Finally, the bond interface between the two wafer layers is shown at 24 at a depth of about 19 microns.
- the handle layer forms the n+ cathode of the PiN diode, with a doping density of about 1E19 ions/cm 3 .
- a one-sided step junction is formed with greater than six orders of magnitude difference in carrier concentration within a depth of about six microns. (One order of magnitude change in carrier concentration per micron of depth.)
- the handle wafer resistivity is made extremely low, less than 0.01 Ohm-cm being preferred.
- FIG. 3 an illustration of a bonded wafer 30 according to the present invention, and the corresponding perpendicular ( ⁇ - ⁇ ') and parallel (A- A') conductivity profiles thereof.
- a bonded wafer 30 is shown having a device layer 32 and a handle wafer 34.
- a mask layer 36 is patterned such that dopants 38 can be implanted.
- a first cross section A-A' is parallel to the surface of the device layer 32, with the cross section being taken through the middle of the device layer.
- the doping profile through A-A' can vary, for example, from IE 13 ions/cm 3 in the non-implanted regions to IE 16 ions/cm 3 in the implanted regions.
- a second cross section B-B' is perpendicular to the surface of the device layer 34, with the cross section being taken through the device layer 32 and the handle wafer layer 34. Note that, since the cross section B-B' extends through the device layer 34 in a non-implanted region, and into the heavily doped handle wafer, the doping density changes from about 1E13 ions/cm 3 to 1E19 ions/cm 3 , with an abrupt transition region.
- FIG. 4 an illustration of a bonded wafer 40 is shown according to the present invention including an integrated circuit (an inverter) fabricated in the device wafer 42.
- an inverter an inverter
- FIG. 4 a handle wafer 44 is shown having a P++ doping profile.
- a p- device layer 42 is also shown.
- isolation regions typically oxide regions, are shown.
- Doped regions 48 (n+) and 50 (p+) are also shown.
- Patterned gate oxide regions 54, and metal gate contacts 52 are also shown.
- the doped regions are coupled together to form a VDD contact 56, an input 60, an output 62, and a VSS contact 58.
- the exact structure shown in FIG. 4 is illustrative of one type of circuit that can be fabricated in the device layer 42 of the bonded wafer 40 according to the present invention.
- a wafer structure in a first embodiment, includes a first region 12 having at least one major surface, a thickness and a conductivity profile of a first conductivity type substantially perpendicular to the at least one major surface, a second region 14 having a thickness and a second conductivity profile of the first conductivity type of the first region 12, such second conductivity profile being substantially different than the conductivity profile of the first region 12, such that the second region 14 is in electrical contact with the first region opposite the major surface of the first region, an interface region 13 being formed between the first region 12 and the second region 13, and impurity sites placed in at least one of the first region 12, the second region 14, and the interface region 13, such impurity sites being substantially electrically inactive over a predetermined temperature range (-75°C to +200°C degrees), wherein the conductivity profile of the first region 12 transitions abruptly (greater than one order or magnitude per one micron) to the conductivity profile of the second region 14 within the interface region 13.
- the first region 12, the second region 14, and the interface region 13 each comprises a semiconductor material such as silicon, gallium arsenide, or germanium.
- the impurity sites are selected from the group of isotopes of germanium, silicon, carbon, fluorine, sulfur, chlorine, nitrogen, or defects selected from the group of lattice vacancies, interstitial defects, Frenkel defect pairs, crystal dislocations, or other defects such as strained layers of the semiconductor lattice, or a combination of said isotopes and defects.
- the impurity sites are incorporated into at least one of the first region 12, the second region 14, and the interface region 13 by way of ion implantation, diffusion from a solid, liquid, or gaseous source, during growth of an epitaxial layer, bombardment by heavy ions, neutrons, protons, or electrons, or a combination thereof.
- the impurity sites can be introduced into the separate device layer 12, the separate handle wafer 14, and also the combination of the two wafers once bonded, and ground to the desired thickness, which would also then include the interface region 13.
- One, two, or all three of these introduction steps may be performed as desired for a specific application.
- the introduction of defects using neutron bombardment is especially problematic due to the undesirable side effects of displacement damage and total ionizing dose degradation that are unavoidable with many neutron sources such as nuclear reactors.
- the present invention solves this problem by using a high energy, nearly monoenergetic source of neutrons with an energy in the range of 10 to 50 MeV, with 32 MeV being the preferred energy.
- the total fluence is optimized to provide the optimum defect concentration in the first region 12, and the interface region 13.
- Neutron fluences range from about 2E 12 neutrons/cm 2 to 2E 14 neutron/cm 2 , with 2E 13 neutrons/cm 2 being preferred.
- the neutron source used ideally has low emission of ionizing electromagnetic radiation, and is ideally a spallation source, wherein neutrons are generated by nuclear reaction in a material caused by bombardment with a charged particle beam, with a proton ion beam being the preferred charged particle beam.
- the device layer 12 is now well suited for making electronic circuits that are substantially immune to SEL, because the charge collection region for such events has been limited to device layer 12, and the minority carrier lifetime contributing to the gain of the parasitic SCR devices that cause SEL has been lowered substantially due to the incorporation of impurity sites as defined above.
- reduced thickness of the device layer 12 enabled by the lower DT product also reduces the overall SEU error rate of an IC in a particular radiation environment by limiting the amount of collected charge.
- the incorporation of impurity sites in the first Region 12 is also designed to inhibit the diffusion of certain dopants at the silicon: silicon-dioxide interface, thus pinning the surface potential at such interfaces such that the inevitable TID-induced trapping of positive charge in the overlying dielectric layers, including silicon dioxide, does not cause the silicon surface to change its surface potential substantially, in particular preventing the silicon surface potential from inverting from one conductivity type to the opposite conductivity type during or after exposure to ionizing radiation.
- the incorporation of impurity sites, as defined above, into the interface region 13 also acts to retard the diffusion of dopants from the second region 14, thus preventing an increase in the conductivity of the first region 12.
- Impurity sites incorporated into the second region 14 are also effective in retarding diffusion of dopants from the second region 14 into the first region 12 through the interface region 13.
- the structure of the present invention is formed whereby the first region 12 and the second region are formed of two distinct substrates from two different wafers that are subsequently bonded together and then ground down to a desired final thickness.
- Advances in epitaxy or diffusion may permit the abrupt change in carrier concentration (greater than one order of magnitude for one micron of depth) to be accomplished in a single wafer.
- the present invention contemplates a single substrate embodiment fabricated using these advanced epitaxy and diffusion techniques.
- Organic chemical vapor deposition (MOCVD) could also be used to form the device layer 12.
- the structure of the present invention contemplates that the first conductivity type is either p-type or n-type. At least one of the first region 12, the second region, and the interface region incorporates at least one dopant.
- the wafers may be separately doped and bonded. Additional doping can be accomplished once the bonding step has been completed.
- the dopant is selected from the group of isotopes including boron, phosphorous, arsenic, antimony, aluminum, gallium, or a combination thereof.
- the incorporation of the at least one dopant into at least one of the first region 12, the second region 14, and the interface region 13 is accomplished by way of ion implantation, diffusion from a solid, liquid, or gaseous source, during growth of an epitaxial layer, or a combination thereof. Again, this can be done with separate wafers 12 and 14, but additional processing can be done once the wafers have been bonded together.
- the transition of the conductivity profile that occurs abruptly in the interface region 13 is at least one order of magnitude of conductivity per micron of thickness.
- the thickness of the first region 12 is made sufficient for manufacturing at least one active semiconductor device therein. Typically, this thickness will be about one to ten microns, or slightly deeper if desired for a particular application.
- the combined thicknesses of the first region 12, the second region 14, and the interface region 13 is made to conform with standards for ease of processing on semiconductor manufacturing equipment. For example, a combined thickness of about 725 microns for present manufacturing equipment is deemed to be desirable.
- the structure of the present invention can include at least one active semiconductor device that does not latch-up during irradiation with protons, neutrons, heavy ions, or bursts of gamma rays, electrons, or other particles or waves that cause ionization in the at least one active semiconductor device.
- the semiconductor device will be inherently immune to latch-up because the charge collection region has been limited without compromising the conductivity of device region 12, and because the gains of the parasitic SCR devices that are inherent in CMOS IC's have been sufficiently reduced to the point where such deposited charge cannot induce a latch-up in such parasitic SCR devices.
- the heavy ions comprise an ion beam with an effective linear energy transfer in silicon greater than or equal to 0.1 MeV cm /mg.
- the protons comprise a beam of protons with an effective linear energy transfer in silicon greater than zero but less than or equal to 1 MeV cm /mg.
- the irradiation comprises a neutron environment with an energy distribution within the range of 0.1 MeV to 100 MeV.
- Gamma ray and/or electron bursts comprise events with durations from 1 to 1,000 nanoseconds with dose rates from 1E4 to 1E12 rad(Si)/second.
- the thickness of said first region 12 is no greater than that calculated to limit the charge collection arising from the heavy ion irradiation. Because the energy loss per unit length varies for different ions the maximum LET value for which latch-up immunity is achieved can be varied by varying the charge collection volume. In other words, the latch-up immunity is determined by the process parameters selected.
- the structure of the present invention includes at least one circuit made up of a plurality of active semiconductor devices.
- the circuit can comprise at least one circuit selected from the group of analog to digital converter, digital to analog converter, voltage regulator, voltage reference, voltage monitor, operational amplifier, comparator,
- microprocessor microcontroller
- static random access memory dynamic random access memory
- rf transmitters if demodulators, system clock, sensor interface, or analog filter.
- the circuit is typically incorporated in a system selected from the group of satellite telemetry control, satellite attitude control, satellite sensors, satellite communications, satellite reaction wheel, satellite antenna.
- the system is incorporated into at least one of the group of launch vehicle, orbiter, satellite, missile, manned spacecraft, and other vehicles intended for high altitude (altitudes greater than 50,000 feet) operation.
- the achieved latch-up immunity can also be used in developing parts used in high radiation environments such as reactors, medical radiation facilities and research facilities such as accelerators.
- the first region 12 can be made either coextensive or not co-extensive with the second region 14, as shown in FIG. 6.
- the regions of the second region 12 that are not co-extensive with the second region 14 act as isolation regions between, for example, bipolar junction transistors.
- At least one additional region having a thickness and a conductivity profile of the first conductivity type of the first region may be included, and at least one additional interface region between the first region and the at least one additional region may also be included as shown in FIG. 5.
- Such additional interface region may comprise an epitaxial wafer used as one of two wafers bonded together, the epitaxial wafer already incorporating an interface region.
- a wafer structures with multiple interface regions can be constructed through multiple wafer bonding steps, each bonding step being followed with grinding and polishing steps such that the distance between the multiple interface regions can be controlled.
- the device wafer 12 and the handle wafer were of the same conductivity type (both either p-type or n-type) but with markedly different doping profiles as was shown in FIG. 2.
- the device wafer 12 and the handle wafer 14 are of the opposite conductivity type (p-type and n-type, or n-type and p-type, respectively).
- embodiment of the invention is an n-type handle wafer 14 having a resistivity of less than 0.01 Ohm-cm , and a p-type device wafer 12 having a resistivity of 100 Ohm-cm.
- a wafer structure includes a first region 12 having at least one major surface, a thickness, and a conductivity profile of a first conductivity type substantially perpendicular to said at least one major surface, a second region 14 having a thickness, and a second conductivity profile of a second conductivity type opposite to that of said first region, such that said second region is in electrical contact with said first region opposite the major surface of said first region, an interface region 13 formed between said first region and said second region, and impurity sites placed in at least one of said first region, said second region, and said interface region, such impurity sites being substantially electrically inactive over a temperature range, wherein the conductivity profile of said first region transitions abruptly to the conductivity profile of said second region within the interface region.
- the primary difference between this embodiment and the first is the direct formation of a junction and the use of a different conductivity type substrate.
- the parallel conductivity profile of the device layer 32 is emphasized.
- the device layer 32 has a parallel conductivity profile due to implantation 38 in unmasked areas of the surface thereof. This is particularly shown in cross section A-A' of FIG. 3, as previously described.
- the device layer 32 and the handle wafer 34 are of the same conductivity type, either p-type or n-type.
- a wafer structure 30 includes a first region 32 having at least one major surface, a thickness, and a conductivity profile of a first conductivity type substantially parallel to said at least one major surface, a second region 34 having a thickness, and a second conductivity profile of the first conductivity type of said first region, such second conductivity profile being substantially different than the conductivity profile of said first region, such that said second region is in electrical contact with said first region opposite the major surface of said first region, an interface region 33 formed between said first region and said second region, and impurity sites placed in at least one of said first region, said second region, and said interface region, such impurity sites being substantially electrically inactive over a temperature range, wherein the conductivity profile of said first region transitions abruptly to the conductivity profile of said second region within the interface region.
- the parallel conductivity profile of the device layer 32 is again emphasized.
- the device layer 32 has a parallel conductivity profile due to implantation 38 in unmasked areas of the surface thereof. This is particularly shown in cross section A-A' of FIG. 3, as previously described.
- the device layer 32 and the handle wafer 34 are of the opposite conductivity type, either p-type and n-type, or n-type and p-type, respectively.
- a wafer structure 30 includes a first region 32 having at least one major surface, a thickness, and a conductivity profile of a first conductivity type substantially parallel to said at least one major surface, a second region 34 having a thickness, and a second conductivity profile of a second conductivity type opposite to that of said first region, such that said second region is in electrical contact with said first region opposite the major surface of said first region, an interface region 33 formed between said first region and said second region, and impurity sites placed in at least one of said first region, said second region, and said interface region, such impurity sites being substantially electrically inactive over a temperature range, wherein the conductivity profile of said first region transitions abruptly to the conductivity profile of said second region within the interface region.
- a radiation hardened integrated circuit 40 includes a plurality of semiconductor devices (represented by doped regions 48 and 50, isolation regions 46, and gate contacts 52) formed in a wafer structure, said wafer structure including a first region 42 having at least one major surface, a thickness, and a conductivity profile of a first
- a wafer structure 10 includes a first region 12 having at least one major surface, a thickness, and a conductivity profile of a first conductivity type substantially perpendicular to said at least one major surface, a second region 14 having a thickness, and a second conductivity profile of the first conductivity type of said first region, such second conductivity profile being substantially different than the conductivity profile of said first region, such that said second region is in electrical contact with said first region opposite the major surface of said first region, an interface region 13 formed between said first region and said second region, and impurity sites placed in at least one of said first region, said second region, and said interface region, by bombardment of high energy monoenergetic neutron irradiation.
- At least one of said first region 12, said second region 14, and said interface region 13 includes a semiconductor material, for example silicon, and the completed material has been treated with high-energy monoenergetic neutron irradiation.
- the monoenergetic neutron energy can be between lMeV and 14-MeV and can be created by a Deuterium- Deuterium (D-D) reaction.
- the first region 12 and the second region 14 can be formed by two distinct substrates and either the first or second region, or both are bombarded by the high-energy, monoenergetic neutrons.
- the formation can be bonding and either the first or second region, 12 or 14, or both are bombarded by high-energy monoenergetic neutrons before or after processing.
- the first region 12 and the second region 14 can also be formed in a single substrate that has been altered by high-energy monoenergetic neutron irradiation to provide for said first region, said second region, and said interface region.
- the first region 12 can include an epitaxial layer deposited upon said second region 14 and the completed material has been treated with high-energy monoenergetic neutron irradiation.
- the first region 12 can be a layer deposited upon the second region 14 by metal organic chemical vapor deposition (MOCVD) and the completed material has been treated with high-energy monoenergetic neutron irradiation.
- MOCVD metal organic chemical vapor deposition
- the first conductivity type is selected from the group of p-type or n-type.
- the conductivity profile of the at least one of said first region 12, said second region 14, and said interface region 13 incorporates at least one dopant and the structure is treated with high-energy monoenergetic neutron irradiation.
- the dopant is selected from the group consisting of isotopes of boron, phosphorous, arsenic, antimony, aluminum, gallium, or a combination thereof.
- the incorporation of at least one dopant into at least one of said first region 12, said second region 14, and said interface region 13 can be accomplished by way of ion implantation, diffusion from a solid, liquid, or gaseous source, during growth of an epitaxial layer, or a combination thereof. The transition of a
- the conductivity profile that occurs abruptly in the interface region is at least one order of magnitude of conductivity per micron of thickness.
- the first region thickness is sufficient for manufacturing at least one active semiconductor device therein, which device is ideally substantially immune to latch-up during irradiation with protons, neutrons, or heavy ions.
- the heavy ions can comprise a beam of heavy ions with an effective linear energy transfer in silicon greater than or equal to 0.1 MeV cm /mg.
- the protons can comprise a beam of protons with an effective linear energy transfer in silicon greater than zero but less than or equal to 1 MeV cm /mg.
- the irradiation can comprise a neutron environment with an energy distribution within the range of 0.1 MeV to 100 MeV.
- the thickness of said first region 12 can be no greater than that calculated to truncate the charge collection of said heavy ion irradiation.
- the finished structure shown in FIG. 1 can include at least one circuit made up of a plurality of active semiconductor devices.
- the circuit can be selected from the group of analog to digital converter, digital to analog converter, voltage regulator, voltage reference, voltage monitor, operational amplifier, comparator, microprocessor, microcontroller, static random access memory, dynamic random access memory, RF transmitters, IF demodulators, system clock, sensor interface, or analog filter.
- the circuit is ideally incorporated in a system selected from the group of satellite telemetry control, satellite attitude control, satellite sensors, satellite communications, satellite reaction wheel, or satellite antenna.
- the system is incorporated into at least one of the group of launch vehicle, orbiter, satellite, missile, manned spacecraft, and other vehicles intended for high altitude operation.
- the first region 12 can be co-extensive with the second region 14. Alternatively, the first region 12 is not coextensive with the second region 14.
- the structure of the present invention can comprise at least one additional region having a thickness and a conductivity profile of the first conductivity type of said first region, and at least one additional interface region between said first region and said at least one additional region, as previously discussed.
- the combined thicknesses of said first region 12, said second region 14, and said interface region 13 conforms with a predetermined standard for processing on semiconductor manufacturing equipment.
- a method of forming a wafer structure 10 includes forming a first region 12 in a device wafer having at least one major surface, a thickness, and a conductivity profile of a first conductivity type substantially perpendicular to said at least one major surface, forming a second region 12 in a handle wafer having a thickness, and a second conductivity profile of the first conductivity type of said first region, such second conductivity profile being substantially different than the conductivity profile of said first region, such that said second region is in electrical contact with said first region opposite the major surface of said first region, bonding together said device and handle wafers, forming an interface region 13 formed between said first region 12 and said second region 14, and placing impurity sites in at least one of said first region, said second region, and said interface region by high-energy monoenergetic neutron bombardments.
- the method can include grinding said bonded device and handle wafers, the structure having been treated with high-energy monoenergetic neutron bombardments.
- the method can also include treating the wafer structure with a high-energy monoenergetic neutron source obtained from a deuterium-tritium reaction.
- the method can also include treating the wafer structure with a high-energy monoenergetic neutron source obtained from a deuterium-deuterium reaction.
- the method can also include treating the wafer structure with a high-energy monoenergetic neutron source obtained from a secondary reaction of charged particles.
- the method can also include treating the wafer structure with a high-energy monoenergetic neutron source obtained from a secondary reaction of protons.
- a high-energy monoenergetic neutron source according to the present invention is further described below with respect to FIGS. 7 and 8.
- a monoenergetic neutron source suitable for cost-effective semiconductor treatment is a pumped, drift tube accelerator which may be used as a positive ion or an electron accelerator.
- the source is configured as a deuteron accelerator using either a tritium- or deuterium- impregnated metal film target.
- Neutron yields up to 2 x 10 11 n/s may be achieved using a tritiated titanium target, with yields of up to 1 x 10 9 n/s using a deuterated target.
- the neutrons are created by deuterium ions accelerating into a tritium or deuterium target yield the following energies:
- Neutron fluence at 14 MeV is determined using radioactivation techniques, employing the standard method described in ASTM publication E 496-96. Where possible, niobium activation foils are placed on the samples during exposure. After completion of the irradiation, activity levels of these foils are read using an Nal gamma-ray spectrometer. Neutron fluence determination at 2.5 MeV is similar, except that uranium foils are used.
- Figure 7 shows a two-dimensional map of 14 MeV neutron flux as a function of distance from the source, for a source output of 1 x 10 11 n/s.
- the contours deviate from a purely 1/r dependence at close range, because of the finite size of the source.
- FIG. 8 A plan view of the neutron irradiation test cell 800 is shown in FIG. 8.
- the cell has interior dimensions of approximately 5 ft by 8 ft, with walls formed of solid concrete block. Wall thickness is approximately 80 inches.
- Access to the test cell is provided by a double- wall door arrangement, consisting of a 48 -inch-thick wooden structure filled with polyethylene beads and a 16-inch-thick concrete door. Both doors roll on tracks set on the concrete floor.
- An outer door 802 and inner door 804 are shown in FIG. 8. Also shown in FIG. 8 are cable conduit 806, bench 808, neutron source control console 810, HV power supplies 812, and neutron source 814.
- Sample holders fabricated from aluminum or other suitable structural material are situated in the inside of the test cell. It should be noted that whole semiconductor wafers containing completed integrated circuits, individual completed integrated circuits in die form, and/or packaged integrated circuits may be irradiated using the appropriate sample holders.
Abstract
Description
Claims
Applications Claiming Priority (7)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/218,273 US9378955B2 (en) | 2011-08-25 | 2011-08-25 | Wafer structure for electronic integrated circuit manufacturing |
US13/218,352 US20130049178A1 (en) | 2011-08-25 | 2011-08-25 | Wafer structure for electronic integrated circuit manufacturing |
US13/218,335 US9312133B2 (en) | 2011-08-25 | 2011-08-25 | Wafer structure for electronic integrated circuit manufacturing |
US13/218,308 US9396947B2 (en) | 2011-08-25 | 2011-08-25 | Wafer structure for electronic integrated circuit manufacturing |
US13/218,345 US20130049175A1 (en) | 2011-08-25 | 2011-08-25 | Wafer structure for electronic integrated circuit manufacturing |
US13/218,292 US9378956B2 (en) | 2011-08-25 | 2011-08-25 | Wafer structure for electronic integrated circuit manufacturing |
PCT/US2012/052302 WO2013028988A1 (en) | 2011-08-25 | 2012-08-24 | Wafer structure for electronic integrated circuit manufacturing |
Publications (2)
Publication Number | Publication Date |
---|---|
EP2748845A1 true EP2748845A1 (en) | 2014-07-02 |
EP2748845A4 EP2748845A4 (en) | 2015-07-08 |
Family
ID=47746901
Family Applications (6)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP12826508.9A Withdrawn EP2748848A4 (en) | 2011-08-25 | 2012-08-24 | Wafer structure for electronic integrated circuit manufacturing |
EP12826159.1A Withdrawn EP2748847A4 (en) | 2011-08-25 | 2012-08-24 | Wafer structure for electronic integrated circuit manufacturing |
EP12825109.7A Withdrawn EP2748844A4 (en) | 2011-08-25 | 2012-08-24 | Wafer structure for electronic integrated circuit manufacturing |
EP12825755.7A Withdrawn EP2748845A4 (en) | 2011-08-25 | 2012-08-24 | Wafer structure for electronic integrated circuit manufacturing |
EP12825811.8A Withdrawn EP2748846A4 (en) | 2011-08-25 | 2012-08-24 | Wafer structure for electronic integrated circuit manufacturing |
EP12854047.3A Withdrawn EP2748849A4 (en) | 2011-08-25 | 2012-08-24 | Wafer structure for electronic integrated circuit manufacturing |
Family Applications Before (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP12826508.9A Withdrawn EP2748848A4 (en) | 2011-08-25 | 2012-08-24 | Wafer structure for electronic integrated circuit manufacturing |
EP12826159.1A Withdrawn EP2748847A4 (en) | 2011-08-25 | 2012-08-24 | Wafer structure for electronic integrated circuit manufacturing |
EP12825109.7A Withdrawn EP2748844A4 (en) | 2011-08-25 | 2012-08-24 | Wafer structure for electronic integrated circuit manufacturing |
Family Applications After (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP12825811.8A Withdrawn EP2748846A4 (en) | 2011-08-25 | 2012-08-24 | Wafer structure for electronic integrated circuit manufacturing |
EP12854047.3A Withdrawn EP2748849A4 (en) | 2011-08-25 | 2012-08-24 | Wafer structure for electronic integrated circuit manufacturing |
Country Status (2)
Country | Link |
---|---|
EP (6) | EP2748848A4 (en) |
WO (6) | WO2013028976A1 (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP2996152B1 (en) | 2014-09-15 | 2017-03-15 | ABB Schweiz AG | High frequency power diode and method for manufacturing the same |
DE102017002935A1 (en) * | 2017-03-24 | 2018-09-27 | 3-5 Power Electronics GmbH | III-V semiconductor diode |
Family Cites Families (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4240844A (en) * | 1978-12-22 | 1980-12-23 | Westinghouse Electric Corp. | Reducing the switching time of semiconductor devices by neutron irradiation |
DE3435464A1 (en) * | 1984-09-27 | 1986-04-10 | Robert Bosch Gmbh, 7000 Stuttgart | Rectifier diode |
JP2579979B2 (en) * | 1987-02-26 | 1997-02-12 | 株式会社東芝 | Method for manufacturing semiconductor device |
JPH07107935B2 (en) * | 1988-02-04 | 1995-11-15 | 株式会社東芝 | Semiconductor device |
US5017508A (en) * | 1989-06-29 | 1991-05-21 | Ixys Corporation | Method of annealing fully-fabricated, radiation damaged semiconductor devices |
DE4036222A1 (en) * | 1990-11-14 | 1992-05-21 | Bosch Gmbh Robert | METHOD FOR THE PRODUCTION OF SEMICONDUCTOR ELEMENTS, IN PARTICULAR DIODES |
US5648288A (en) * | 1992-03-20 | 1997-07-15 | Siliconix Incorporated | Threshold adjustment in field effect semiconductor devices |
JPH07263721A (en) * | 1994-03-25 | 1995-10-13 | Nippondenso Co Ltd | Semiconductor device and manufacture thereof |
US5541122A (en) * | 1995-04-03 | 1996-07-30 | Motorola Inc. | Method of fabricating an insulated-gate bipolar transistor |
US6054369A (en) * | 1997-06-30 | 2000-04-25 | Intersil Corporation | Lifetime control for semiconductor devices |
US6027956A (en) * | 1998-02-05 | 2000-02-22 | Integration Associates, Inc. | Process for producing planar dielectrically isolated high speed pin photodiode |
US6274892B1 (en) * | 1998-03-09 | 2001-08-14 | Intersil Americas Inc. | Devices formable by low temperature direct bonding |
US6346460B1 (en) * | 1999-03-30 | 2002-02-12 | Seh-America | Low cost silicon substrate with impurity gettering and latch up protection and method of manufacture |
EP1146423B1 (en) * | 2000-04-11 | 2010-01-20 | The Boeing Company | Voted processing system |
US7518218B2 (en) * | 2005-03-03 | 2009-04-14 | Aeroflex Colorado Springs, Inc. | Total ionizing dose suppression transistor architecture |
EP1949425A4 (en) * | 2005-10-14 | 2010-08-18 | Silicon Space Technology Corp | Radiation hardened isolation structures and fabrication methods |
DE102005061263B4 (en) * | 2005-12-20 | 2007-10-11 | Infineon Technologies Austria Ag | Semiconductor wafer substrate for power semiconductor devices and method of making the same |
US7566951B2 (en) * | 2006-04-21 | 2009-07-28 | Memc Electronic Materials, Inc. | Silicon structures with improved resistance to radiation events |
JP5320679B2 (en) * | 2007-02-28 | 2013-10-23 | 富士電機株式会社 | Semiconductor device and manufacturing method thereof |
US8791547B2 (en) * | 2008-01-21 | 2014-07-29 | Infineon Technologies Ag | Avalanche diode having an enhanced defect concentration level and method of making the same |
KR20090106828A (en) * | 2008-04-07 | 2009-10-12 | 삼성전자주식회사 | Wafer bonding method and bonded wafer structure using the same |
US20110042576A1 (en) * | 2009-08-20 | 2011-02-24 | Icemos Technology Ltd. | Direct wafer-bonded through-hole photodiode |
US8288798B2 (en) * | 2010-02-10 | 2012-10-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Step doping in extensions of III-V family semiconductor devices |
-
2012
- 2012-08-24 WO PCT/US2012/052280 patent/WO2013028976A1/en unknown
- 2012-08-24 EP EP12826508.9A patent/EP2748848A4/en not_active Withdrawn
- 2012-08-24 WO PCT/US2012/052269 patent/WO2013028973A1/en unknown
- 2012-08-24 WO PCT/US2012/052264 patent/WO2013081694A2/en unknown
- 2012-08-24 WO PCT/US2012/052299 patent/WO2013028986A1/en unknown
- 2012-08-24 WO PCT/US2012/052302 patent/WO2013028988A1/en unknown
- 2012-08-24 EP EP12826159.1A patent/EP2748847A4/en not_active Withdrawn
- 2012-08-24 EP EP12825109.7A patent/EP2748844A4/en not_active Withdrawn
- 2012-08-24 EP EP12825755.7A patent/EP2748845A4/en not_active Withdrawn
- 2012-08-24 EP EP12825811.8A patent/EP2748846A4/en not_active Withdrawn
- 2012-08-24 EP EP12854047.3A patent/EP2748849A4/en not_active Withdrawn
- 2012-08-24 WO PCT/US2012/052293 patent/WO2013028983A1/en unknown
Also Published As
Publication number | Publication date |
---|---|
EP2748845A4 (en) | 2015-07-08 |
EP2748844A1 (en) | 2014-07-02 |
WO2013028988A1 (en) | 2013-02-28 |
WO2013028973A1 (en) | 2013-02-28 |
WO2013081694A2 (en) | 2013-06-06 |
EP2748847A4 (en) | 2016-06-01 |
EP2748849A4 (en) | 2015-12-16 |
EP2748848A1 (en) | 2014-07-02 |
WO2013028983A1 (en) | 2013-02-28 |
EP2748848A4 (en) | 2015-06-10 |
EP2748847A1 (en) | 2014-07-02 |
EP2748849A2 (en) | 2014-07-02 |
EP2748846A4 (en) | 2015-11-11 |
WO2013081694A3 (en) | 2013-10-24 |
WO2013028976A1 (en) | 2013-02-28 |
WO2013028986A1 (en) | 2013-02-28 |
EP2748844A4 (en) | 2015-11-04 |
EP2748846A1 (en) | 2014-07-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9799653B2 (en) | Wafer structure for electronic integrated circuit manufacturing | |
US9799516B2 (en) | Wafer structure for electronic integrated circuit manufacturing | |
US9786608B2 (en) | Wafer structure for electronic integrated circuit manufacturing | |
US20130049178A1 (en) | Wafer structure for electronic integrated circuit manufacturing | |
US9646835B2 (en) | Wafer structure for electronic integrated circuit manufacturing | |
US4684413A (en) | Method for increasing the switching speed of a semiconductor device by neutron irradiation | |
US20130049175A1 (en) | Wafer structure for electronic integrated circuit manufacturing | |
WO2013081694A2 (en) | Wafer structure for electronic integrated circuit manufacturing | |
CN108615768A (en) | A kind of radioresistance VDMOS device and preparation method thereof | |
Leray | Assessments of SOI technologies for hardening | |
Wang et al. | Depleted Monolithic Active Pixel Sensors in the LFoundry 150 nm and TowerJazz 180 nm CMOS Technologies | |
Gasiot | Radiation effects on devices: Total Ionizing Dose, displacement effect, single event effect | |
US8884409B2 (en) | Wafer backside doping for thermal neutron shielding | |
Laštovička-Medin | Device Engineering and Displacement Damage in Si-Sensors for High Energy Physics: Evolution of Ideas, Strategies, Perspectives and Achievements | |
CN101841125A (en) | Radiation-resistant semiconductor laser | |
JPH0411736A (en) | Semiconductor device and manufacture thereof | |
Kramberger | Solid State Detectors for High Radiation Environments: Applications of Detectors in Technology, Medicine and Other Fields | |
Fourches et al. | Total dose and dose rate effects on some current semiconducting devices | |
Fretwurst et al. | High energy proton damage effects in thin high resistivity FZ silicon detectors | |
RU2727332C1 (en) | Method for increasing radiation resistance of static ram microcircuits on structures "silicon on sapphire" | |
Muthuseenu | Development of Radiation Hardened High Voltage Super-Junction Power MOSFET | |
JPH04363025A (en) | Semiconductor device and its manufacture | |
Antonova et al. | DLTS study of silicon-on-insulator structures irradiated with electrons or high-energy ions | |
JP2735601B2 (en) | Method for manufacturing semiconductor device | |
JPH023934A (en) | Semiconductor device with reinforced resistance to radiation |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 20140324 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
DAX | Request for extension of the european patent (deleted) | ||
RA4 | Supplementary search report drawn up and despatched (corrected) |
Effective date: 20150609 |
|
RIC1 | Information provided on ipc code assigned before grant |
Ipc: H01L 21/263 20060101ALI20150602BHEP Ipc: H01L 27/092 20060101ALI20150602BHEP Ipc: H01L 21/8238 20060101AFI20150602BHEP Ipc: H01L 29/868 20060101ALI20150602BHEP Ipc: H01L 29/32 20060101ALI20150602BHEP |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN |
|
18D | Application deemed to be withdrawn |
Effective date: 20180301 |