EP2706397B1 - Affichage à cristaux liquides - Google Patents

Affichage à cristaux liquides Download PDF

Info

Publication number
EP2706397B1
EP2706397B1 EP11865403.7A EP11865403A EP2706397B1 EP 2706397 B1 EP2706397 B1 EP 2706397B1 EP 11865403 A EP11865403 A EP 11865403A EP 2706397 B1 EP2706397 B1 EP 2706397B1
Authority
EP
European Patent Office
Prior art keywords
liquid crystal
electrode
pixel
voltage
common
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
EP11865403.7A
Other languages
German (de)
English (en)
Other versions
EP2706397A1 (fr
EP2706397A4 (fr
Inventor
Dengxia Zhao
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
TCL China Star Optoelectronics Technology Co Ltd
Original Assignee
Shenzhen China Star Optoelectronics Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen China Star Optoelectronics Technology Co Ltd filed Critical Shenzhen China Star Optoelectronics Technology Co Ltd
Publication of EP2706397A1 publication Critical patent/EP2706397A1/fr
Publication of EP2706397A4 publication Critical patent/EP2706397A4/fr
Application granted granted Critical
Publication of EP2706397B1 publication Critical patent/EP2706397B1/fr
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3648—Control of matrices with row and column drivers using an active matrix
    • G09G3/3655—Details of drivers for counter electrodes, e.g. common electrodes for pixel capacitors or supplementary storage capacitors
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3648—Control of matrices with row and column drivers using an active matrix
    • G09G3/3666—Control of matrices with row and column drivers using an active matrix with the matrix divided into sections
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/04—Structural and physical details of display devices
    • G09G2300/0421—Structural details of the set of electrodes
    • G09G2300/043—Compensation electrodes or other additional electrodes in matrix displays related to distortions or compensation signals, e.g. for modifying TFT threshold voltage in column driver
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
    • G09G2300/0809—Several active elements per pixel in active matrix panels
    • G09G2300/0842—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor
    • G09G2300/0852—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor being a dynamic memory with more than one capacitor
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
    • G09G2300/0876—Supplementary capacities in pixels having special driving circuits and electrodes instead of being connected to common electrode or ground; Use of additional capacitively coupled compensation electrodes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0209—Crosstalk reduction, i.e. to reduce direct or indirect influences of signals directed to a certain pixel of the displayed image on other pixels of said image, inclusive of influences affecting pixels in different frames or fields or sub-images which constitute a same image, e.g. left and right images of a stereoscopic display

Definitions

  • the present invention relates to the field of screen technology, in particular a liquid crystal screen.
  • the features of the preamble of claim 1 are in US 2010/0277399 A1 disclosed.
  • the screen technology according to the prior art is also, for example, out US 2010/225831 A1 .
  • the liquid crystal display is a flat screen that is currently widely used.
  • the principle of operation of the liquid crystal display is to change the arrangement form of the liquid crystal molecules in the liquid crystal layer with the voltage difference between two ends of the liquid crystal layer in order to change the light transmission of the liquid crystal layer and then display the image together with the light source supplied by the backlight module.
  • FIG. 1 is a schematic representation of the circuit of the liquid crystal screen in the prior art.
  • the liquid crystal screen has a liquid crystal panel 110, a common voltage generator 15, a scanner driver 17 and a data driver 16.
  • the liquid crystal panel 110 has a plurality of scan lines 9 and a plurality of data lines 14.
  • the scan lines 9 and the data lines 14 cross in isolation from one another and define a multiplicity of pixel units 100 which are arranged in a matrix.
  • a thin-film transistor 10, a liquid crystal capacitor 12 and a storage capacitor 13 are arranged within each pixel unit 100.
  • the liquid crystal capacitor 12 has a pixel electrode 121, a common electrode 122 and an intermediate liquid crystal layer which are arranged opposite one another.
  • the storage capacitor 13 has pixel electrodes 121, a storage electrode 132 and insulating material (not shown) between the pixel electrodes and the storage electrode, which are arranged opposite to each other.
  • parasitic capacitors 11 are usually formed on the data lines 14, the common electrode 122 and the liquid crystal layer between the data lines and the common electrode.
  • the thin film transistor 10 has a gate electrode, a source electrode and a drain electrode.
  • the gate electrode is connected to the scan line 9
  • the source electrode is connected to the data line 14
  • the drain electrode is connected to the pixel electrode 121.
  • the scanner driver 17 outputs a plurality of scanner signals on each scanning line 9 in order.
  • the scanner driver 17 outputs the scanner signal on a line of scan line 9
  • the thin-film transistor 10 connected to the scan line 9 is switched.
  • the data driver 16 supplies a plurality of data lines 14 to a plurality of gray level voltages, so that the gray level voltage is charged by the source and drain electrodes of the switched thin film transistor 10 on the pixel electrode 121.
  • the common voltage generator 15 provides the common electrode 222 and the storage electrode 132 with the common voltage Vcom. After the gray level voltage is charged to the pixel electrode 121 via the source and drain electrodes of the switched thin film transistor 10 because there is a voltage difference between the common voltage and the gray level voltage at the liquid crystal capacitor 12, the liquid crystal deviates so that the required gray level is in accordance with the angle of deviation of the liquid crystal is displayed.
  • the function of the storage capacitor 13 is to hold the gray level voltage on the pixel electrode 121 so that the gray level voltage is held on the pixel electrode 121 until the next gray level voltage arrives.
  • the arrangement of the pixel units 100 in one area in one embodiment of the liquid crystal screen is shown here.
  • the area is a pixel area of 3 ⁇ 3, A stands for the pixel units 100 in the middle, and B stands for the pixel units in the vicinity.
  • the gray level voltage on the data lines 12 of the pixel units B increases because the voltage of the parasitic capacitor 11 of the pixel units B cannot change immediately , the voltage of the common electrode 122 of the pixel units B fluctuates, after which the voltage of the common electrode 122 of the bright pixel units A will also fluctuate.
  • the voltage of the common electrode 122 of the pixel units A will also fluctuate.
  • the main purpose of the present invention is to provide a liquid crystal display to reduce the coupling noise and improve the display quality of the liquid crystal display.
  • the liquid crystal screen according to the invention is defined in claim 1.
  • a liquid crystal screen comprising a liquid crystal panel which has a plurality of pixel units arranged in a matrix.
  • a liquid crystal capacitor is arranged within each pixel unit, the liquid crystal capacitor has a pixel electrode and a common electrode which are arranged opposite one another.
  • the liquid crystal screen also has a regulator for pixel voltage, the regulator for pixel voltage has a multiplicity of compensation capacitors and an amplifier with a gain factor.
  • An above compensation capacitor is arranged within each pixel unit, and the compensation capacitor has an above pixel electrode and a feedback common electrode which are arranged opposite to each other. The input of the amplifier with a gain factor is connected to the common electrode, the output is connected to the feedback common electrode.
  • the liquid crystal panel has a plurality of scan lines and a plurality of data lines, and a plurality of scan lines and a plurality of data lines cross in an isolated manner to define the pixel units.
  • Each pixel unit has a thin film transistor.
  • the thin film transistor has a gate electrode, a source electrode and a drain electrode. The gate electrode is connected to a scan line, the source electrode is connected to a data line, and the drain electrode is connected to the pixel electrode.
  • Each pixel unit preferably also has a storage capacitor, and the storage capacitor has an above pixel electrode and a storage electrode which are arranged opposite one another.
  • the storage electrode and the above common electrode receive the same common voltage.
  • the liquid crystal display screen preferably also has a generator of the common voltage, the generator of the common voltage makes the common voltage available to the storage electrode and the common electrode.
  • the liquid crystal screen preferably also has a scanner driver, the scanner driver makes the scanner signal available to the scanning lines.
  • the liquid crystal screen preferably also has a data driver; the data driver provides the gray level voltage to the data lines.
  • the capacitance value of the compensation capacitor is preferably twice as large as the capacitance value of the liquid crystal capacitor.
  • the liquid crystal screen may be a liquid crystal screen the size of which is equal to or less than 32 inches.
  • a liquid crystal screen comprising a liquid crystal panel which has a plurality of pixel units arranged in a matrix.
  • a liquid crystal capacitor is arranged within each pixel unit, the liquid crystal capacitor has a pixel electrode and a common electrode which are arranged opposite one another.
  • the liquid crystal display also has a regulator for pixel voltage, the regulator for pixel voltage receives the feedback common voltage from the common electrode and adjusts the voltage of the pixel electrode according to the feedback common voltage.
  • Each pixel unit preferably also has a storage capacitor, the storage capacitor has an above pixel electrode and a storage electrode which are arranged opposite one another.
  • the storage electrode and the above common electrode receive the same common voltage.
  • the controller for pixel voltage preferably has a large number of compensation capacitors and two amplifiers with an amplification factor.
  • An above compensation capacitor is arranged within each pixel unit, and the compensation capacitor has an above pixel electrode and a feedback common electrode which are arranged opposite to each other.
  • the liquid crystal screen consists of two vertically symmetrical parts.
  • the input of an amplification factor amplifier is connected to the common electrode of each pixel unit of the upper part, and the output is connected to the feedback common electrode of the compensation capacitor in each pixel unit of the upper part.
  • the input of the other gain amplifier is connected to the common electrode of each pixel unit of the lower part and the output is connected to the feedback common electrode of the compensation capacitor in each pixel unit of the lower part.
  • the liquid crystal panel has a plurality of scan lines and a plurality of data lines, and a plurality of scan lines and a plurality of data lines cross in an isolated manner to define the pixel units.
  • Each pixel unit has a thin film transistor.
  • the thin film transistor has a gate electrode, a source electrode and a drain electrode. The gate electrode is connected to a scan line, the source electrode is connected to a data line, and the drain electrode is connected to the pixel electrode.
  • the liquid crystal display screen preferably also has a generator of the common voltage, the generator of the common voltage makes the common voltage available to the storage electrode and the common electrode.
  • the liquid crystal screen preferably also has a scanner driver, the scanner driver makes the scanner signal available to the scanning lines.
  • the liquid crystal screen preferably also has a data driver; the data driver provides the gray level voltage to the data lines.
  • the capacitance value of the compensation capacitor is preferably twice as large as the capacitance value of the liquid crystal capacitor.
  • the liquid crystal screen can be a liquid crystal screen whose size is larger than 32 inches.
  • the size of the liquid crystal screen is preferably 37 inches or 40 inches.
  • the liquid crystal display of the present invention further has a regulator for pixel voltage.
  • the pixel voltage regulator can receive the feedback common voltage from the common electrode and adjust the voltage of the pixel electrode according to the feedback common voltage so that the voltage of the pixel electrode changes in synchronism with the common voltage, after which the fluctuation of the common voltage Vcom is compensated. the coupling noise phenomenon is effectively improved and the display quality of the liquid crystal display is improved.
  • FIG. 10 is a schematic diagram of the circuit of the first embodiment of the liquid crystal display according to the present invention.
  • the liquid crystal screen has a liquid crystal panel 210, a common voltage generator 25, a regulator for pixel voltage, a scanner driver 27 and a data driver 26.
  • the pixel voltage regulator has a plurality of compensation capacitors 28 and an amplifier with an amplification factor 29.
  • the liquid crystal screen may be a liquid crystal screen whose size is equal to or less than 32 inches.
  • the liquid crystal panel 210 has a plurality of scan lines 30 and a plurality of data lines 24.
  • the scan lines 30 and the data lines 24 cross in an isolated manner, so that a multiplicity of pixel units 200 arranged in a matrix-like manner are defined.
  • a thin film transistor 20, a liquid crystal capacitor 22, a storage capacitor 23 and an above compensation capacitor 28 are arranged within each pixel unit 200.
  • the liquid crystal capacitor 22 has a pixel electrode 221, a common electrode 222 and an intermediate liquid crystal layer (not shown), which are arranged opposite to each other.
  • the storage capacitor 23 has a pixel electrode 221, a storage electrode 232, and insulating material (not shown) between the pixel electrodes and the storage electrode, which are arranged opposite to each other.
  • the compensation capacitor 28 has a pixel electrode 221, a feedback common electrode 282, and insulating material (not shown) between the pixel electrodes and the feedback common electrode, which are arranged opposite to each other.
  • parasitic capacitors 21 are usually formed on the data lines 24, the common electrode 222 and the liquid crystal layer between the data lines and the common electrode.
  • the input of an amplifier with amplification factor 29 is connected via feedback line 31 to the common electrode 222 of each pixel unit 200, and the output is connected to the feedback common electrode 282 of the compensation capacitor 28 within each pixel unit 200.
  • the gain 29 amplifier receives the feedback common voltage VCOM 'from the common voltage 222 and increases the thrust of the current so that the voltage of the feedback common electrode 282 of the compensation capacitor 28 is quickly charged or discharged to the feedback common voltage VCOM'.
  • the thin film transistor 20 has a gate electrode, a source electrode and a drain electrode.
  • the gate electrode is connected to scan lines 30, the source electrode is connected to data line 24, and the drain electrode is connected to pixel electrode 221.
  • the scanner driver 27 outputs a plurality of scanner signals on each scanning line 30 in order.
  • the scanner driver 27 outputs the scanner signal on a line of scan line 30, the thin film transistor 20 connected to the scan line 30 is switched.
  • the data driver 26 supplies a plurality of data lines 24 to a plurality of gray level voltages, so that the gray level voltage is charged on the pixel electrode 221 by the source and drain electrodes of the switched thin-film transistor 20.
  • the common voltage generator 25 provides the common electrode 222 and the storage electrode 232 with the common voltage Vcom. After the gray level voltage is charged to the pixel electrode 221 via the source and drain electrodes of the switched thin film transistor 20 because there is a voltage difference between the common voltage and the gray level voltage at the liquid crystal capacitor 22, the liquid crystal in between deviates, so that the required one Grayscale is displayed according to the deviation angle of the liquid crystal.
  • the function of the storage capacitor 23 is to hold the gray level voltage at the pixel electrode 221 so that the gray level voltage at the pixel electrode 221 is held until the next gray level voltage arrives.
  • the capacitance value of the compensation capacitor 28 may be twice the capacitance value of the liquid crystal capacitor 22.
  • the liquid crystal display of the present invention further has a regulator for pixel voltage.
  • the common voltage VCOM on the storage electrode 232 and the common electrode 222 fluctuates due to the presence of the parasitic capacitor 21.
  • the amplifier with amplification factor 29 of the pixel voltage regulator receives the feedback from the common electrode 222 common voltage VCOM 'and quickly feeds the feedback common voltage VCOM' back to the feedback common electrode 282 of the compensation capacitor 28.
  • the voltage of the compensation capacitor 28 of the pixel voltage regulator cannot change immediately, the voltage of the pixel electrode 221 of the pixel unit 200 also changes when the voltage of the feedback common electrode 282 changes, so that the voltage of the pixel electrode 221 changes synchronously with that common voltage VCOM changes, after which the fluctuation of the common voltage Vcom is compensated for, the coupling noise phenomenon is effectively improved, and the display quality of the liquid crystal panel is improved.
  • FIG. 4 is a schematic diagram of the circuit of the second embodiment of the liquid crystal display according to the present invention.
  • the liquid crystal screen can be a Be a liquid crystal screen larger than 32 inches, such as 37 inches, 40 inches.
  • the liquid crystal panel of the second embodiment is substantially the same as the liquid crystal panel of the first embodiment, the difference is that the pixel voltage regulator of the liquid crystal panel of the second embodiment has two gain amplifiers, the liquid crystal panel consists of two vertically symmetrical parts (not shown) that Pixel units 300 of the upper part share a common amplifier with gain 39, and pixel units 300 of the lower part share the other common amplifier with gain 39.
  • the storage capacitor 38 has a pixel electrode 381, a feedback common electrode 382, and insulating material (not shown) between the pixel electrodes and the feedback common electrode 382, which are arranged opposite to each other.
  • the input of an amplification factor 39 amplifier is connected through feedback line 41 to the common electrode 322 of each pixel unit 300 of the upper part, and the output is connected to the feedback common electrode 382 of the compensation capacitor 38 in each pixel unit 300 of the upper part.
  • the input of the other gain 39 amplifier is connected through feedback line 41 to the common electrode 322 of each lower part pixel unit 300, and the output is connected to the common electrode feedback 382 of the compensation capacitor 38 in each lower part pixel unit 300.
  • the liquid crystal panel of the present invention is not limited to the first embodiment and the second embodiment.
  • the number of the gain amplifier is not limited to one or two, but can be increased in accordance with the size of the liquid crystal panel, and the arrangement and the position of the gain amplifier can also be adjusted as required.

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Power Engineering (AREA)
  • Liquid Crystal (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Liquid Crystal Display Device Control (AREA)

Claims (6)

  1. Écran à cristaux liquides, présentant un panneau d'affichage à cristaux liquides (210), où le panneau d'affichage à cristaux liquides (210) présente une pluralité d'unités de pixel (200, 300), disposées sous forme de matrice, et à l'intérieur de chaque unité de pixel (200, 300) est disposé un condensateur de cristaux liquides (22), où le condensateur de cristaux liquides (22) présente une électrode de pixel (221) et une électrode commune (222, 322), disposées dans des positions opposées entre elles, et où chaque unité de pixel (200, 300) présente en outre un condensateur d'accumulation (23), où le condensateur d'accumulation (23) présente une électrode de pixel (221), mentionnée ci-dessus, et une électrode d'accumulation (232), disposées dans des positions opposées entre elles, où l'électrode d'accumulation (232) et l'électrode commune (222, 322) mentionnée ci-dessus de chaque unité de pixel sont reliées électriquement entre elles et elles reçoivent la même tension commune, caractérisée en ce que l'écran à cristaux liquides présente en outre un régulateur pour la tension du pixel, et où le régulateur pour la tension du pixel est adapté pour recevoir une tension commune de retour provenant de l'électrode commune (222, 322) et pour ajuster la tension de l'électrode de pixel (221) respective, conformément à la tension commune de retour, où le régulateur pour la tension du pixel présente une pluralité de condensateurs de compensation (28) et un amplificateur (29) avec facteur d'amplification, et où, dans chaque unité de pixel (200), est disposé l'un desdits condensateurs de compensation (28), et où le condensateur de compensation (28) présente une électrode de pixel (221) mentionnée ci-dessus et une électrode commune de retour (282) qui sont disposées dans des positions opposées entre elles et où l'entrée de l'amplificateur (29) avec facteur d'amplification est reliée à l'électrode commune (222), et où la sortie est reliée à l'électrode commune de retour (282) respective.
  2. Écran à cristaux liquides, conformément à la revendication 1, caractérisé en ce que le panneau d'affichage à cristaux liquides (210) présente une pluralité de lignes d'exploration (30) et une pluralité de lignes de données (24), où la pluralité de lignes d'exploration (30) et la pluralité de lignes de données (24) se croisent d'une manière isolée pour définir les unités de pixel (200, 300), et où chaque unité de pixel (200, 300) présente un transistor à film mince (20), et où le transistor à film mince (20) présente une électrode de grille, une électrode de source et une électrode de drain, et où l'électrode de grille est reliée à une ligne d'exploration (30), et où l'électrode de source est reliée à une ligne de données (24) et où l'électrode de drain est reliée à une électrode de pixel (221, 381).
  3. Écran à cristaux liquides, conformément à la revendication 2, caractérisé en ce que l'écran à cristaux liquides présente en outre un générateur (25) de la tension commune, où le générateur (25) de la tension commune fournit la même tension à l'électrode d'accumulation (232) et à l'électrode commune (222, 322).
  4. Écran à cristaux liquides, conformément à la revendication 2, caractérisé en ce que l'écran à cristaux liquides présente en outre un contrôleur de scanner (27), où le contrôleur de scanner (27) fournit le signal de scanner aux lignes d'exploration (30).
  5. Écran à cristaux liquides, conformément à la revendication 2, caractérisé en ce que l'écran à cristaux liquides présente en outre un contrôleur de données, et où le contrôleur de données (26) fournit la tension d'échelle des gris aux lignes des données (24).
  6. Écran à cristaux liquides, conformément à la revendication 1, caractérisé en ce que la valeur de capacité du condensateur de compensation (28, 38) est deux fois plus grande que la valeur de capacité du condensateur à cristaux liquides (22).
EP11865403.7A 2011-05-09 2011-05-19 Affichage à cristaux liquides Active EP2706397B1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN2011101186466A CN102183852B (zh) 2011-05-09 2011-05-09 液晶显示器
PCT/CN2011/074349 WO2012151761A1 (fr) 2011-05-09 2011-05-19 Affichage à cristaux liquides

Publications (3)

Publication Number Publication Date
EP2706397A1 EP2706397A1 (fr) 2014-03-12
EP2706397A4 EP2706397A4 (fr) 2015-03-18
EP2706397B1 true EP2706397B1 (fr) 2020-02-12

Family

ID=44570043

Family Applications (1)

Application Number Title Priority Date Filing Date
EP11865403.7A Active EP2706397B1 (fr) 2011-05-09 2011-05-19 Affichage à cristaux liquides

Country Status (4)

Country Link
US (1) US8576149B2 (fr)
EP (1) EP2706397B1 (fr)
CN (1) CN102183852B (fr)
WO (1) WO2012151761A1 (fr)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20120079354A (ko) * 2011-01-04 2012-07-12 삼성모바일디스플레이주식회사 셔터 제어 시스템 및 이를 포함하는 영상 기기
CN103065594B (zh) * 2012-12-14 2017-04-12 深圳市华星光电技术有限公司 一种数据驱动电路、液晶显示装置及一种驱动方法
US9135882B2 (en) 2012-12-14 2015-09-15 Shenzhen China Star Optoelectronics Technology Co., Ltd Data driver circuit having compensation module, LCD device and driving method
CN103257498B (zh) * 2013-05-07 2016-04-13 京东方科技集团股份有限公司 一种像素结构及其驱动方法、显示装置
KR102305323B1 (ko) * 2014-09-10 2021-09-28 엘지디스플레이 주식회사 터치 센싱 장치
CN104795036B (zh) * 2015-04-28 2018-02-27 京东方科技集团股份有限公司 一种补偿电路、驱动电路及其工作方法、显示装置
JP6531313B2 (ja) * 2015-05-01 2019-06-19 凸版印刷株式会社 液晶表示装置
TWI549113B (zh) * 2015-05-29 2016-09-11 鴻海精密工業股份有限公司 顯示裝置
US9740349B2 (en) * 2015-09-01 2017-08-22 Himax Technologies Limited Touch driving apparatus, touch driving method and touch display system
KR102342357B1 (ko) * 2015-09-30 2021-12-24 엘지디스플레이 주식회사 표시장치와 그 구동방법
CN105301858B (zh) * 2015-11-06 2018-09-18 深圳市华星光电技术有限公司 一种显示面板、显示面板的制备方法和阵列基板
CN105575356A (zh) 2016-03-21 2016-05-11 京东方科技集团股份有限公司 像素电极电压处理电路及显示装置
CN108735174B (zh) * 2018-05-28 2020-07-28 深圳市华星光电技术有限公司 像素驱动电路、像素驱动方法及显示装置
CN110544460B (zh) * 2018-05-28 2022-02-22 奇景光电股份有限公司 液晶显示器及其共电极电压的动态补偿系统
CN109377967B (zh) * 2018-12-25 2020-07-10 惠科股份有限公司 显示面板的校正方法及显示装置
CN109445148A (zh) * 2019-01-11 2019-03-08 惠科股份有限公司 像素结构的调节方法及像素电压值调节系统
CN115083364B (zh) * 2022-06-23 2023-06-30 惠科股份有限公司 像素电路、阵列基板及显示面板

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1995000874A1 (fr) * 1993-06-18 1995-01-05 Hitachi, Ltd. Dispositif d'affichage matriciel a cristaux liquides et systeme d'excitation de ce dispositif
KR100448936B1 (ko) * 1997-09-25 2004-11-16 삼성전자주식회사 게이트 오프 전압을 보상하는 액정 표시 장치용 구동 회로 및구동 방법
KR100806906B1 (ko) * 2001-09-25 2008-02-22 삼성전자주식회사 액정 표시 장치와 이의 구동 장치 및 구동 방법
KR100900548B1 (ko) * 2002-12-17 2009-06-02 삼성전자주식회사 크기가 다른 공통 전압을 생성하는 액정 표시 장치
JP2006189473A (ja) * 2004-12-28 2006-07-20 Koninkl Philips Electronics Nv アクティブマトリックス型液晶表示装置
JP4932823B2 (ja) * 2006-03-06 2012-05-16 シャープ株式会社 アクティブマトリクス基板、表示装置及びテレビジョン受像機
TWI339378B (en) * 2007-05-11 2011-03-21 Chimei Innolux Corp Liquid crystal display device and method for driving the same
CN101320170B (zh) * 2007-06-08 2010-09-29 群康科技(深圳)有限公司 液晶显示装置
KR101490483B1 (ko) * 2008-09-05 2015-02-05 삼성디스플레이 주식회사 액정 표시 장치
TWI406247B (zh) * 2009-05-04 2013-08-21 Au Optronics Corp 用於液晶顯示裝置之共用電壓補償電路與補償方法
CN102034443A (zh) * 2009-09-30 2011-04-27 北京京东方光电科技有限公司 提高像素电极电压准确性的方法和阵列基板

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
None *

Also Published As

Publication number Publication date
US8576149B2 (en) 2013-11-05
US20120287107A1 (en) 2012-11-15
EP2706397A1 (fr) 2014-03-12
EP2706397A4 (fr) 2015-03-18
CN102183852B (zh) 2013-07-17
CN102183852A (zh) 2011-09-14
WO2012151761A1 (fr) 2012-11-15

Similar Documents

Publication Publication Date Title
EP2706397B1 (fr) Affichage à cristaux liquides
DE102004037031B4 (de) Flüssigkristall-Vorrichtung
DE102016125731B4 (de) Gate-Treiber und eine denselben aufweisende Anzeigevorrichtung
DE69322308T2 (de) Flüssigkristallanzeigegerät
DE112012004358B4 (de) Flüssigkristallanzeige mit Verbesserung der Farbauswaschung und Verfahren zum Ansteuern derselben
DE102015223411B4 (de) Array-Substrat, Anzeigebildschirm und Flüssigkristallanzeigevorrichtung
DE102015109890B4 (de) Pixelstruktur, Arraysubstrat, Anzeigetafel, Anzeigevorrichtung und Verfahren zum Antreiben der Anzeigevorrichtung
DE102007021712B4 (de) Flüssigkristallanzeige und Ansteuerungsverfahren
DE69414742T2 (de) Verfahren zur Ansteuerung einer Flüssigkristallanzeige mit aktiver Matrix
DE102005062509B4 (de) LCD und Ansteuerungsverfahren für ein solches
DE69223012T2 (de) Steuerschaltung für ein Anzeigegerät
DE69113206T2 (de) Ansteuerschaltung für Flüssigkristallanzeige.
DE102015117196B4 (de) Anzeigetafel, Anzeigevorrichtung und Verfahren zum Antreiben der Anzeigevorrichtung
DE102009046125B4 (de) Flüssigkristallanzeigevorrichtung und Verfahren zum Ansteuern derselben
DE3750855T2 (de) Anzeigegerät.
DE69317872T2 (de) Treiberschaltung für gemeinsame Elektrode zur Verwendung in einem Anzeigegerät
DE102012221033B4 (de) Anzeigevorrichtung
DE69216656T2 (de) Flüssigkristallanzeigesystem
DE69621074T2 (de) Helligkeitsregelung in einer Flüssigkristallanzeigeeinrichtung mit Kompensation der Nichtlinearität
DE112014007087T5 (de) Flüssigkristallanzeigetafel und Verfahren zur Kompensation der Graustufenspannung hierfür
DE112011105464B4 (de) LCD-Panel
DE3437361A1 (de) Fluessigkristallanzeige
DE102015117543B4 (de) Bildschirmpanel
DE102008053829A1 (de) Flüssigkristalldisplay
DE69520660T2 (de) Activematrix-flüssigkristallanzeige

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20131203

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

DAX Request for extension of the european patent (deleted)
A4 Supplementary search report drawn up and despatched

Effective date: 20150218

RIC1 Information provided on ipc code assigned before grant

Ipc: G02F 1/1368 20060101ALI20150212BHEP

Ipc: G02F 1/133 20060101AFI20150212BHEP

Ipc: G09G 3/36 20060101ALI20150212BHEP

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: EXAMINATION IS IN PROGRESS

17Q First examination report despatched

Effective date: 20181107

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: GRANT OF PATENT IS INTENDED

INTG Intention to grant announced

Effective date: 20191025

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE PATENT HAS BEEN GRANTED

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

Free format text: NOT ENGLISH

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: AT

Ref legal event code: REF

Ref document number: 1232914

Country of ref document: AT

Kind code of ref document: T

Effective date: 20200215

REG Reference to a national code

Ref country code: DE

Ref legal event code: R081

Ref document number: 502011016454

Country of ref document: DE

Owner name: SHENZHEN CHINA STAR OPTOELECTRONICS TECHNOLOGY, CN

Free format text: FORMER OWNER: SHENZHEN CHINA STAR OPTOELECTRONICS TECHNOLOGY CO., LTD., SHENZHEN, GUANGDONG, CN

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 502011016454

Country of ref document: DE

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

Free format text: LANGUAGE OF EP DOCUMENT: GERMAN

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200512

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200212

Ref country code: RS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200212

REG Reference to a national code

Ref country code: LT

Ref legal event code: MG4D

REG Reference to a national code

Ref country code: NL

Ref legal event code: MP

Effective date: 20200212

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200512

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200212

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200212

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200612

Ref country code: HR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200212

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200513

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200212

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200705

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200212

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200212

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200212

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200212

Ref country code: SM

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200212

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200212

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200212

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200212

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 502011016454

Country of ref document: DE

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20201113

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20200531

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20200531

Ref country code: MC

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200212

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200212

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200212

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200212

REG Reference to a national code

Ref country code: BE

Ref legal event code: MM

Effective date: 20200531

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20200519

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20200519

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20200531

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20200531

REG Reference to a national code

Ref country code: AT

Ref legal event code: MM01

Ref document number: 1232914

Country of ref document: AT

Kind code of ref document: T

Effective date: 20200519

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: AT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20200519

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200212

Ref country code: MT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200212

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200212

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200212

Ref country code: AL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200212

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20220520

Year of fee payment: 12

Ref country code: DE

Payment date: 20220519

Year of fee payment: 12

REG Reference to a national code

Ref country code: DE

Ref legal event code: R119

Ref document number: 502011016454

Country of ref document: DE

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20230519

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20231201

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20230519