EP2637221A1 - Light emitting diode and forming method thereof - Google Patents
Light emitting diode and forming method thereof Download PDFInfo
- Publication number
- EP2637221A1 EP2637221A1 EP20110835460 EP11835460A EP2637221A1 EP 2637221 A1 EP2637221 A1 EP 2637221A1 EP 20110835460 EP20110835460 EP 20110835460 EP 11835460 A EP11835460 A EP 11835460A EP 2637221 A1 EP2637221 A1 EP 2637221A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- layer
- light emitting
- emitting diode
- bonding layer
- bonding
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 50
- 239000000758 substrate Substances 0.000 claims abstract description 98
- 239000004065 semiconductor Substances 0.000 claims abstract description 49
- 229910052594 sapphire Inorganic materials 0.000 claims abstract description 40
- 239000010980 sapphire Substances 0.000 claims abstract description 40
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims abstract description 6
- 229910052710 silicon Inorganic materials 0.000 claims abstract description 6
- 239000010703 silicon Substances 0.000 claims abstract description 6
- 239000010410 layer Substances 0.000 claims description 186
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 claims description 63
- 229910052763 palladium Inorganic materials 0.000 claims description 31
- 229910052738 indium Inorganic materials 0.000 claims description 20
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 claims description 20
- 238000010276 construction Methods 0.000 claims description 11
- 229910052709 silver Inorganic materials 0.000 claims description 9
- 239000004332 silver Substances 0.000 claims description 9
- 238000006243 chemical reaction Methods 0.000 claims description 7
- 239000010936 titanium Substances 0.000 claims description 6
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 claims description 5
- 239000002356 single layer Substances 0.000 claims description 5
- 229910052719 titanium Inorganic materials 0.000 claims description 5
- FFBGYFUYJVKRNV-UHFFFAOYSA-N boranylidynephosphane Chemical compound P#B FFBGYFUYJVKRNV-UHFFFAOYSA-N 0.000 claims description 4
- 229910000846 In alloy Inorganic materials 0.000 claims description 3
- 238000005530 etching Methods 0.000 claims description 3
- SWELZOZIOHGSPA-UHFFFAOYSA-N palladium silver Chemical compound [Pd].[Ag] SWELZOZIOHGSPA-UHFFFAOYSA-N 0.000 claims description 3
- VEXZGXHMUGYJMC-UHFFFAOYSA-N Hydrochloric acid Chemical compound Cl VEXZGXHMUGYJMC-UHFFFAOYSA-N 0.000 claims description 2
- PMHQVHHXPFUNSP-UHFFFAOYSA-M copper(1+);methylsulfanylmethane;bromide Chemical compound Br[Cu].CSC PMHQVHHXPFUNSP-UHFFFAOYSA-M 0.000 claims 1
- 230000005855 radiation Effects 0.000 abstract description 3
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 description 7
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 7
- 229910002601 GaN Inorganic materials 0.000 description 6
- 239000000463 material Substances 0.000 description 6
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 4
- 230000001965 increasing effect Effects 0.000 description 4
- 238000005240 physical vapour deposition Methods 0.000 description 4
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 3
- 230000008901 benefit Effects 0.000 description 3
- 229910052751 metal Inorganic materials 0.000 description 3
- 239000002184 metal Substances 0.000 description 3
- 230000003287 optical effect Effects 0.000 description 3
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 3
- 238000001228 spectrum Methods 0.000 description 3
- PIGFYZPCRLYGLF-UHFFFAOYSA-N Aluminum nitride Chemical compound [Al]#N PIGFYZPCRLYGLF-UHFFFAOYSA-N 0.000 description 2
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 2
- 229910052593 corundum Inorganic materials 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- HZXMRANICFIONG-UHFFFAOYSA-N gallium phosphide Chemical compound [Ga]#P HZXMRANICFIONG-UHFFFAOYSA-N 0.000 description 2
- 239000010931 gold Substances 0.000 description 2
- 229910052757 nitrogen Inorganic materials 0.000 description 2
- 229910010271 silicon carbide Inorganic materials 0.000 description 2
- 239000007787 solid Substances 0.000 description 2
- 229910001845 yogo sapphire Inorganic materials 0.000 description 2
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- 229910005540 GaP Inorganic materials 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- 229910021124 PdAg Inorganic materials 0.000 description 1
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical class [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 239000002800 charge carrier Substances 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 239000003086 colorant Substances 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 230000002708 enhancing effect Effects 0.000 description 1
- 239000007789 gas Substances 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- IXCSERBJSXMMFS-UHFFFAOYSA-N hcl hcl Chemical compound Cl.Cl IXCSERBJSXMMFS-UHFFFAOYSA-N 0.000 description 1
- 239000011261 inert gas Substances 0.000 description 1
- 230000031700 light absorption Effects 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 238000013021 overheating Methods 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 230000036632 reaction speed Effects 0.000 description 1
- 238000005215 recombination Methods 0.000 description 1
- 230000006798 recombination Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/36—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the electrodes
- H01L33/38—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the electrodes with a particular shape
- H01L33/385—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the electrodes with a particular shape the electrode extending at least partially onto a side surface of the semiconductor body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/005—Processes
- H01L33/0093—Wafer bonding; Removal of the growth substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/02—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
- H01L33/12—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a stress relaxation structure, e.g. buffer layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/48—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
- H01L33/62—Arrangements for conducting electric current to or from the semiconductor body, e.g. lead-frames, wire-bonds or solder balls
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/48—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
- H01L33/64—Heat extraction or cooling elements
- H01L33/641—Heat extraction or cooling elements characterized by the materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/20—Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy
- H01L21/2003—Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy characterised by the substrate
- H01L21/2007—Bonding of semiconductor wafers to insulating substrates or to semiconducting substrates using an intermediate insulating layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/005—Processes
- H01L33/0062—Processes for devices with an active region comprising only III-V compounds
- H01L33/0066—Processes for devices with an active region comprising only III-V compounds with a substrate not being a III-V compound
- H01L33/007—Processes for devices with an active region comprising only III-V compounds with a substrate not being a III-V compound comprising nitride compounds
Definitions
- the present disclosure generally relates to semiconductor lighting field, and more particularly, to a light emitting diode and a forming method thereof.
- a semiconductor Light Emitting Diode is a solid semiconductor light emitting device, which uses a solid semiconductor chip as a light emitting material and releases surplus energy by means of recombination of charge carriers, thus leading to photon emission and directly generating light like red, yellow, blue, green, cyan, orange and purple light.
- LED can be divided into two groups, monochrome LED and white light LED.
- a super high brightness red LED was invented. The early red LED was grown on a light absorption substrate and its light emitting efficiency was 1-2lumens/watt. Later, improvements are made to the red LED by using a transparent substrate.
- the best model had a light emitting efficiency of about 9lumens/watt, with its emitting wavelength about 640nm and drive current ranging from 30mA to 50mA. When given a voltage of 1.5V, the best model emitted gloomy light.
- a high-efficiency red LED, a high-efficiency orange-red LED and a high-efficiency orange LED formed on a gallium phosphide (GaP) substrate were developed.
- a high brightness orange-red LED, a high brightness orange LED and a high brightness yellow LED were developed.
- the first green LED was formed by using gallium phosphide, which had a light emitting efficiency of tens of lumens per watt and the maximum drive current of 30mA. Afterwards, a high-efficiency green LED and a green LED emerged.
- the first high-brightness wide-waveband gallium nitride (GaN) blue LED was successfully developed by Nichia in the 1990s, which had an optical spectrum spanning areas of purple, blue and green, and had a peak width of 450nm.
- the first high brightness silicon carbide (SiC) blue LED was successfully developed by Cree in the 1990s.
- the first high brightness silicon carbide blue LED had a very wide optical spectrum range, and more particularly, had a large intensity in an optical spectrum range from mid-blue to purple.
- the peak width of the first high brightness silicon carbide blue LED ranged from 428nm to 430nm and the maximum drive current was about 30mA, generally, 10mA was used.
- FIG. 1 schematically illustrates a structure of a monochrome LED in the existing methods.
- a blue LED is taken as an example.
- a buffer layer 11 made of n-doped gallium nitride (n-GaN) is formed on a sapphire substrate (Al 2 O 3 ) 10;
- a multi-quantum well active layer 12 made of indium gallium nitride (InGaN) is formed on the buffer layer 11 and a cap layer 13 made of p-doped gallium nitride (p-GaN) is formed on the multi-quantum well active layer 12.
- the buffer layer 11, the multi-quantum well active layer 12 and the cap layer 13 collectively form a LED die.
- a transparent metal contact layer 14 is formed on the cap layer 13.
- a positive electrode 15 is electrically connected to the cap layer 13.
- a groove 16 is formed extending through the metal contact layer 14, the cap layer 13, the multi-quantum well active layer 12 and the buffer layer 11.
- a negative electrode 17 is formed on the bottom of the groove 16 and is electrically connected to the buffer layer 11.
- a sapphire substrate 10 is generally employed to form a LED. Since the material of the sapphire substrate 10 is insulative, it is necessary to form a groove 16 and expose a buffer layer 11 through a negative electrode 17. The groove 16 may reduce an effective emitting area of the LED.
- Embodiments of the present disclosure provide a LED and a forming method thereof.
- the forming method may increase an effective emitting area of the LED.
- a method for forming a LED may include steps of:
- the method for forming a LED may further include: forming a connection electrode on a surface of the LED die exposed from peeling the sapphire substrate.
- the sacrificial layer may have a thickness ranging from 10nm to 502nm.
- the sacrificial layer may be made of boron phosphide (BP).
- BP boron phosphide
- removing the sacrificial layer may include: removing the sacrificial layer through an etching process by employing a hydrochloric acid gas.
- a first buffer layer may be formed between the sapphire substrate and the sacrificial layer.
- the first buffer layer may be made of aluminum nitride (AlN).
- the first bonding layer may be made of palladium and the second bonding layer may be made of indium or silver.
- the first bonding layer may be made of palladium and the second bonding layer may be a laminated construction of indium and palladium or a laminated construction of silver and palladium.
- the first bonding layer may be made of palladium and the second bonding layer may be a single layer of indium or a laminated construction of indium and palladium.
- the bonding process of the first bonding layer and the second bonding layer may have a reaction temperature ranging from 180 to 220 .
- a contact electrode layer may be formed between the second bonding layer and the LED die.
- the contact electrode layer may be made of titanium.
- the contact electrode layer may have a thickness ranging from 2nm to 10nm.
- the LED die may include a cap layer, an active layer and a second buffer layer which are formed successively on the sacrificial layer.
- the semiconductor substrate may be an n-doped silicon substrate.
- a LED may include:
- connection electrode may be formed on a surface of the LED die.
- the bonding layer may be made of palladium indium alloy (PdIn 3 ) or palladium-silver (PdAg).
- a contact electrode layer may be formed between the bonding layer and the LED die.
- the contact electrode layer may be made of titanium.
- the contact electrode layer may have a thickness ranging from 2nm to 10nm.
- the LED die may include a buffer layer, an active layer and a cap layer which are formed successively on the bonding layer.
- the semiconductor substrate may be an n-doped silicon substrate.
- the present disclosure may have following advantages.
- a semiconductor substrate and a sapphire substrate are provided respectively, where a first bonding layer is formed on the semiconductor substrate, and a sacrificial layer, a LED die and a second bonding layer are formed successively on the sapphire substrate; then the first bonding layer and the second bonding layer are bonded; the sacrificial layer is removed and the sapphire substrate is peeled so that the LED die is transferred onto the semiconductor substrate. Since the semiconductor substrate has a good electrical conductivity, one electrode of the LED die may be led out and a groove does not need to be formed. Therefore, the effective lighting area of the LED may be increased.
- the semiconductor substrate may have a better thermal conductivity than the sapphire substrate. Transferring the LED die onto the semiconductor substrate may be benefit to heat radiation during a light emitting process and enhance the light emitting efficiency.
- FIG. 1 schematically illustrates a sectional view of a LED in the prior art
- FIG. 2 schematically illustrates a flow chart of a method for forming a LED according to embodiments of the present disclosure
- FIG. 3 to FIG. 6 schematically illustrate sectional views of intermediate structures corresponding to the method for forming a LED according to embodiments of the present disclosure.
- a conventional LED die is generally formed on a sapphire substrate. Since the material of the sapphire substrate is insulative, a groove needs to be formed on the LED die so that a connection electrode may be formed therein, thereby reducing an effective emitting area.
- both a semiconductor substrate and a sapphire substrate are provided.
- a first bonding layer is formed on the semiconductor substrate, and a sacrificial layer, a LED die and a second bonding layer are formed successively on the sapphire substrate.
- the first and second bonding layers are bonded together.
- the sacrificial layer is removed and the sapphire substrate is peeled so that the LED die is transferred onto the semiconductor substrate. Since the semiconductor substrate has an excellent electrical conductivity, one electrode of the LED die may be led out and a groove does not need to be formed. Therefore, an effective lighting area of the LED may be increased.
- the semiconductor substrate may have a better thermal conductivity than the sapphire substrate. Transferring the LED die onto the semiconductor substrate facilitates heat radiation during light emitting and enhances a light emitting efficiency.
- FIG. 2 schematically illustrates a flow chart of a method for forming a LED according to embodiments of the present disclosure.
- the method may include steps of:
- Step S21 providing a semiconductor substrate and a sapphire substrate, where a first bonding layer is formed on the semiconductor substrate, and a sacrificial layer, a LED die and a second bonding layer are formed successively on the sapphire substrate;
- Step S22 bonding the first bonding layer and the second bonding layer
- Step S23 removing the sacrificial layer and peeling the sapphire substrate.
- Step S21 is executed.
- Step S21 both a semiconductor substrate and a sapphire substrate are provided.
- a first bonding layer is formed on the semiconductor substrate, and a sacrificial layer, a LED die and a second bonding layer are formed successively on the sapphire substrate.
- a semiconductor substrate 20 is provided, and a first bonding layer 21 is formed on a surface of the semiconductor substrate 20.
- the semiconductor substrate 20 is made of a semiconductor material, such as monocrystalline silicon, silicon, germanium, gallium arsenide or silicon germanium compounds.
- the semiconductor substrate 20 may be an n-doped Si substrate and has a resistivity from 0.01 ⁇ cm to 0.1 ⁇ cm.
- the first bonding layer 21 may be made of palladium.
- the first bonding layer 21 made of palladium (Pd) may be formed on the surface of the semiconductor substrate 20 through a Physical Vapor Deposition (PVD) process.
- the first bonding layer 21 may have a thickness ranging from 80nm to 120nm, preferably 100nm.
- a sapphire substrate 30 is provided.
- the sapphire substrate 30 is mainly made of Al 2 O 3 .
- a first buffer layer 31, a sacrificial layer 32, a LED die 33, a contact electrode layer 34 and a second bonding layer 35 are formed successively on a surface of the sapphire substrate 30.
- the first buffer layer 31 is configured to buffer stress and match lattice between the sapphire substrate 30 and the sacrificial layer 32, thereby improving adhesion therebetween.
- the sacrificial layer 32 may be made of boron phosphide (BP), which may be formed through a Metal-Organic Chemical Vapor Deposition (MOCVD) process and have a thickness ranging from 10nm to 50nm.
- the first buffer layer 31 may be made of aluminum nitride (AlN), which may be formed through a MOCVD process and have a thickness ranging from 100nm to 5000nm.
- the LED die 33 may include a cap layer 33c, an active layer 33b and a second buffer layer 33a which are formed successively on the sacrificial layer 32.
- the cap layer 33c may be made of p-doped gallium nitride.
- the active layer 33b may be a multi-quantum well active layer and made of indium gallium nitride. In other embodiments, the active layer 33b may be a single-quantum well active layer or other active layers known to those skilled in the art.
- the second buffer layer 33a may be made ofn-doped gallium nitride.
- the cap layer 33c, the active layer 33b and the second buffer layer 33a may be formed through a MOCVD process.
- the contact electrode layer 34 may be made of titanium (Ti), which may be formed through a PVD process and have a thickness from 2nm to 10nm, preferably 5nm.
- Ti titanium
- the contact electrode layer 34 is mainly configured to improve electrical contact by reducing a contact resistance between the second bonding layer 35 and the LED die 33.
- the second bonding layer 35 may be a single layer of indium (In) or silver (Ag), a laminated construction of indium and palladium or a laminated construction of silver and palladium.
- the second bonding layer 35 may be a laminated construction, including a palladium film 35b and an indium film 35a which are formed successively on the contact electrode layer 34.
- the second bonding layer 35 may be formed through a PVD process.
- the palladium film 35b may have a thickness ranging from 80nm to 120nm, preferably 100nm.
- the indium film 35a may have a thickness ranging from 0.8 ⁇ m to 1.2 ⁇ m, preferably 1 ⁇ m.
- the first buffer layer 31 or the contact electrode layer 34 may be formed optionally. In some embodiments, one of them or neither of them may be formed.
- the sacrificial layer 32 may be directly formed on the sapphire substrate 30; and the second bonding layer 35 may be directly formed on the LED die 33.
- Step S22 is executed.
- the first bonding layer and the second bonding layer are bonded.
- the first bonding layer 21 and the second bonding layer 35 are bonded.
- the first bonding layer 21 reacts with the second bonding layer 35 to form a bonding layer 36.
- the bonding layer 36 is made of palladium indium alloy (PdIn 3 ).
- the reaction temperature may range from 180 to 220 , preferably 200 .
- the second bonding layer 35 may be a single layer of indium and the reaction temperature may range from 180 to 220 .
- plasma of nitrogen or other inert gases may be fed in to reduce the reaction temperature.
- the second bonding layer 35 is a laminated construction including the indium film 35a and the palladium film 35b
- the indium film 35a is disposed between the palladium film 35b and the first bonding layer 21 made of palladium during the bonding process.
- the indium film 35a may react with the palladium film 35b and the palladium material in the first bonding layer 21 at the same time, thereby further increasing the reaction speed of the bonding process.
- the second bonding layer 35 may be made of a single layer of silver or a laminated construction of silver and palladium.
- the bonding layer 36 may be made of palladium-silver.
- the reaction temperature of silver and palladium may be higher than that of indium and palladium.
- Step S23 is executed.
- the sacrificial layer is removed and the sapphire substrate is peeled.
- the sacrificial layer 32 is removed, and the sapphire substrate 30 and the first buffer layer 31 are peeled from the LED die 33.
- the sacrificial layer 32 may be made of boron phosphide.
- the sacrificial layer 32 may be removed through a dry etching process by using a hydrochloric acid (HCl) gas. The etching process is selective, to have the sacrificial layer 32 removed and other layers not affected.
- HCl hydrochloric acid
- the LED die 33 is transferred from the sapphire substrate 30 onto the semiconductor substrate 20.
- One end of the LED die 33 is electrically connected to the semiconductor substrate 20 through the contact electrode layer 34 and the bonding layer 36.
- a negative voltage may be applied to the semiconductor substrate 20 as a negative electrode of the LED.
- the other end of the LED die 33 is exposed and a positive voltage can be applied to the other end directly to cause the LED die 33 to emit light. Therefore, there is no need for a groove specially to form an electrode, thus an effective light emitting area of the LED is increased.
- the semiconductor substrate 20 has a much better thermal conductivity than the sapphire substrate 30, heat generated during light emitting may release through the semiconductor substrate 20 in time, thereby avoiding a decrease of a light emitting efficiency due to overheating and enhancing the light emitting efficiency of the LED.
- a LED formed according to embodiments of the present disclosure may include: a semiconductor substrate 20; a bonding layer 36 formed on a surface of the semiconductor substrate 20; a contact electrode layer 34 formed on a surface of the bonding layer 36; a LED die 33 formed on a surface of the contact electrode layer 34.
- the contact electrode layer 34 is optional, namely, the LED die 33 may be formed directly on the surface of the bonding layer 36.
- connection electrode 37 may be formed on a surface of the LED die 33, which serves as a positive electrode.
- the connection electrode 37 may be made of gold (Au), nickel (Ni) or other materials known to those skilled in the art.
- the semiconductor substrate 20 may be fixed on an interconnection substrate 38.
- the interconnection substrate 38 may be made of aluminum or other conductive metals so that the semiconductor substrate 20 is electrically connected to the interconnection substrate 38. In practice, multiple LEDs and corresponding peripheral circuits may be connected together on the interconnection substrate 38 to form a light emitting array.
- the LED formed according to the embodiments of the present disclosure may further include: a connection electrode 37 formed on the LED die 33 and an interconnection substrate 38 electrically connected to the semiconductor substrate 20.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Led Devices (AREA)
Abstract
Description
- The present application claims priority to Chinese patent application No.
201010523853.5, filed on October 28, 2010 - The present disclosure generally relates to semiconductor lighting field, and more particularly, to a light emitting diode and a forming method thereof.
- A semiconductor Light Emitting Diode (LED) is a solid semiconductor light emitting device, which uses a solid semiconductor chip as a light emitting material and releases surplus energy by means of recombination of charge carriers, thus leading to photon emission and directly generating light like red, yellow, blue, green, cyan, orange and purple light.
- According to emitting colors, LED can be divided into two groups, monochrome LED and white light LED. In the 1980s, a super high brightness red LED was invented. The early red LED was grown on a light absorption substrate and its light emitting efficiency was 1-2lumens/watt. Later, improvements are made to the red LED by using a transparent substrate. Among all the super high brightness red LEDs, the best model had a light emitting efficiency of about 9lumens/watt, with its emitting wavelength about 640nm and drive current ranging from 30mA to 50mA. When given a voltage of 1.5V, the best model emitted gloomy light. Afterwards, a high-efficiency red LED, a high-efficiency orange-red LED and a high-efficiency orange LED formed on a gallium phosphide (GaP) substrate were developed. And a high brightness orange-red LED, a high brightness orange LED and a high brightness yellow LED were developed. The first green LED was formed by using gallium phosphide, which had a light emitting efficiency of tens of lumens per watt and the maximum drive current of 30mA. Afterwards, a high-efficiency green LED and a green LED emerged. The first high-brightness wide-waveband gallium nitride (GaN) blue LED was successfully developed by Nichia in the 1990s, which had an optical spectrum spanning areas of purple, blue and green, and had a peak width of 450nm. The first high brightness silicon carbide (SiC) blue LED was successfully developed by Cree in the 1990s. The first high brightness silicon carbide blue LED had a very wide optical spectrum range, and more particularly, had a large intensity in an optical spectrum range from mid-blue to purple. The peak width of the first high brightness silicon carbide blue LED ranged from 428nm to 430nm and the maximum drive current was about 30mA, generally, 10mA was used.
-
FIG. 1 schematically illustrates a structure of a monochrome LED in the existing methods. Hereinafter, a blue LED is taken as an example. Referring toFIG. 1 , abuffer layer 11 made of n-doped gallium nitride (n-GaN) is formed on a sapphire substrate (Al2O3) 10; a multi-quantum well active layer 12 made of indium gallium nitride (InGaN) is formed on thebuffer layer 11 and acap layer 13 made of p-doped gallium nitride (p-GaN) is formed on the multi-quantum well active layer 12. Thebuffer layer 11, the multi-quantum well active layer 12 and thecap layer 13 collectively form a LED die. Besides, a transparentmetal contact layer 14 is formed on thecap layer 13. Apositive electrode 15 is electrically connected to thecap layer 13. In order to expose thebuffer layer 11, agroove 16 is formed extending through themetal contact layer 14, thecap layer 13, the multi-quantum well active layer 12 and thebuffer layer 11. Anegative electrode 17 is formed on the bottom of thegroove 16 and is electrically connected to thebuffer layer 11. Thus, a voltage can be applied to the LED die through thepositive electrode 15 and thenegative electrode 17 to cause the LED to emit light. - In the prior art, a
sapphire substrate 10 is generally employed to form a LED. Since the material of thesapphire substrate 10 is insulative, it is necessary to form agroove 16 and expose abuffer layer 11 through anegative electrode 17. Thegroove 16 may reduce an effective emitting area of the LED. - Embodiments of the present disclosure provide a LED and a forming method thereof. The forming method may increase an effective emitting area of the LED.
- In an embodiment, a method for forming a LED may include steps of:
- providing a semiconductor substrate;
- forming a first bonding layer on the semiconductor substrate;
- providing a sapphire substrate;
- forming a sacrificial layer, a LED die and a second bonding layer successively on the sapphire substrate;
- bonding the first bonding layer and the second bonding layer; and
- removing the sacrificial layer and peeling the sapphire substrate.
- Optionally, the method for forming a LED may further include: forming a connection electrode on a surface of the LED die exposed from peeling the sapphire substrate.
- Optionally, the sacrificial layer may have a thickness ranging from 10nm to 502nm.
- Optionally, the sacrificial layer may be made of boron phosphide (BP).
- Optionally, removing the sacrificial layer may include: removing the sacrificial layer through an etching process by employing a hydrochloric acid gas.
- Optionally, a first buffer layer may be formed between the sapphire substrate and the sacrificial layer.
- Optionally, the first buffer layer may be made of aluminum nitride (AlN).
- Optionally, the first bonding layer may be made of palladium and the second bonding layer may be made of indium or silver.
- Optionally, the first bonding layer may be made of palladium and the second bonding layer may be a laminated construction of indium and palladium or a laminated construction of silver and palladium.
- Optionally, the first bonding layer may be made of palladium and the second bonding layer may be a single layer of indium or a laminated construction of indium and palladium. The bonding process of the first bonding layer and the second bonding layer may have a reaction temperature ranging from 180 to 220 .
- Optionally, a contact electrode layer may be formed between the second bonding layer and the LED die.
- Optionally, the contact electrode layer may be made of titanium.
- Optionally, the contact electrode layer may have a thickness ranging from 2nm to 10nm.
- Optionally, the LED die may include a cap layer, an active layer and a second buffer layer which are formed successively on the sacrificial layer.
- Optionally, the semiconductor substrate may be an n-doped silicon substrate.
- In an embodiment, a LED may include:
- a semiconductor substrate;
- a bonding layer formed on a surface of the semiconductor substrate; and
- a LED die formed on a surface of the bonding layer.
- Optionally, a connection electrode may be formed on a surface of the LED die.
- Optionally, the bonding layer may be made of palladium indium alloy (PdIn3) or palladium-silver (PdAg).
- Optionally, a contact electrode layer may be formed between the bonding layer and the LED die.
- Optionally, the contact electrode layer may be made of titanium.
- Optionally, the contact electrode layer may have a thickness ranging from 2nm to 10nm.
- Optionally, the LED die may include a buffer layer, an active layer and a cap layer which are formed successively on the bonding layer.
- Optionally, the semiconductor substrate may be an n-doped silicon substrate.
- Compared with the existing methods, the present disclosure may have following advantages.
- In the method for forming a LED in the present disclosure, a semiconductor substrate and a sapphire substrate are provided respectively, where a first bonding layer is formed on the semiconductor substrate, and a sacrificial layer, a LED die and a second bonding layer are formed successively on the sapphire substrate; then the first bonding layer and the second bonding layer are bonded; the sacrificial layer is removed and the sapphire substrate is peeled so that the LED die is transferred onto the semiconductor substrate. Since the semiconductor substrate has a good electrical conductivity, one electrode of the LED die may be led out and a groove does not need to be formed. Therefore, the effective lighting area of the LED may be increased.
- Furthermore, the semiconductor substrate may have a better thermal conductivity than the sapphire substrate. Transferring the LED die onto the semiconductor substrate may be benefit to heat radiation during a light emitting process and enhance the light emitting efficiency.
-
FIG. 1 schematically illustrates a sectional view of a LED in the prior art; -
FIG. 2 schematically illustrates a flow chart of a method for forming a LED according to embodiments of the present disclosure; and -
FIG. 3 to FIG. 6 schematically illustrate sectional views of intermediate structures corresponding to the method for forming a LED according to embodiments of the present disclosure. - As described above, a conventional LED die is generally formed on a sapphire substrate. Since the material of the sapphire substrate is insulative, a groove needs to be formed on the LED die so that a connection electrode may be formed therein, thereby reducing an effective emitting area.
- According to the present disclosure, both a semiconductor substrate and a sapphire substrate are provided. A first bonding layer is formed on the semiconductor substrate, and a sacrificial layer, a LED die and a second bonding layer are formed successively on the sapphire substrate. The first and second bonding layers are bonded together. Then the sacrificial layer is removed and the sapphire substrate is peeled so that the LED die is transferred onto the semiconductor substrate. Since the semiconductor substrate has an excellent electrical conductivity, one electrode of the LED die may be led out and a groove does not need to be formed. Therefore, an effective lighting area of the LED may be increased.
- Besides, the semiconductor substrate may have a better thermal conductivity than the sapphire substrate. Transferring the LED die onto the semiconductor substrate facilitates heat radiation during light emitting and enhances a light emitting efficiency.
- In order to clarify the objects, characteristics and advantages of the disclosure, embodiments of present disclosure will be described in detail in conjunction with accompanying drawings.
- In the following description, for the purposes of explanation, numerous specific details are set forth in order to provide a thorough understanding of the present disclosure. It will be apparent, however, to those skilled in the art that the present disclosure may be practiced with other embodiments different from embodiments described below. Those skilled in the art can modify and vary the embodiments without departing from the spirit and scope of the present disclosure. The present disclosure will not be limited to the following embodiments.
-
FIG. 2 schematically illustrates a flow chart of a method for forming a LED according to embodiments of the present disclosure. The method may include steps of: - Step S21, providing a semiconductor substrate and a sapphire substrate, where a first bonding layer is formed on the semiconductor substrate, and a sacrificial layer, a LED die and a second bonding layer are formed successively on the sapphire substrate;
- Step S22, bonding the first bonding layer and the second bonding layer; and
- Step S23, removing the sacrificial layer and peeling the sapphire substrate.
- The method for forming a LED according to embodiments of the present disclosure will be described in detail in conjunction with
FIG. 2 to FIG. 6 . - Referring to
FIG. 2 andFIG. 3 , Step S21 is executed. In Step S21, both a semiconductor substrate and a sapphire substrate are provided. A first bonding layer is formed on the semiconductor substrate, and a sacrificial layer, a LED die and a second bonding layer are formed successively on the sapphire substrate. - Specifically, a
semiconductor substrate 20 is provided, and afirst bonding layer 21 is formed on a surface of thesemiconductor substrate 20. Thesemiconductor substrate 20 is made of a semiconductor material, such as monocrystalline silicon, silicon, germanium, gallium arsenide or silicon germanium compounds. In some embodiments, thesemiconductor substrate 20 may be an n-doped Si substrate and has a resistivity from 0.01Ω·cm to 0.1Ω·cm. Thefirst bonding layer 21 may be made of palladium. In a specific embodiment, thefirst bonding layer 21 made of palladium (Pd) may be formed on the surface of thesemiconductor substrate 20 through a Physical Vapor Deposition (PVD) process. Thefirst bonding layer 21 may have a thickness ranging from 80nm to 120nm, preferably 100nm. - A
sapphire substrate 30 is provided. Thesapphire substrate 30 is mainly made of Al2O3. Afirst buffer layer 31, asacrificial layer 32, aLED die 33, acontact electrode layer 34 and asecond bonding layer 35 are formed successively on a surface of thesapphire substrate 30. Thefirst buffer layer 31 is configured to buffer stress and match lattice between thesapphire substrate 30 and thesacrificial layer 32, thereby improving adhesion therebetween. In some embodiments, thesacrificial layer 32 may be made of boron phosphide (BP), which may be formed through a Metal-Organic Chemical Vapor Deposition (MOCVD) process and have a thickness ranging from 10nm to 50nm. Thefirst buffer layer 31 may be made of aluminum nitride (AlN), which may be formed through a MOCVD process and have a thickness ranging from 100nm to 5000nm. - The LED die 33 may include a
cap layer 33c, an active layer 33b and asecond buffer layer 33a which are formed successively on thesacrificial layer 32. Thecap layer 33c may be made of p-doped gallium nitride. The active layer 33b may be a multi-quantum well active layer and made of indium gallium nitride. In other embodiments, the active layer 33b may be a single-quantum well active layer or other active layers known to those skilled in the art. Thesecond buffer layer 33a may be made ofn-doped gallium nitride. Thecap layer 33c, the active layer 33b and thesecond buffer layer 33a may be formed through a MOCVD process. - The
contact electrode layer 34 may be made of titanium (Ti), which may be formed through a PVD process and have a thickness from 2nm to 10nm, preferably 5nm. Thecontact electrode layer 34 is mainly configured to improve electrical contact by reducing a contact resistance between thesecond bonding layer 35 and the LED die 33. - The
second bonding layer 35 may be a single layer of indium (In) or silver (Ag), a laminated construction of indium and palladium or a laminated construction of silver and palladium. In some embodiments, thesecond bonding layer 35 may be a laminated construction, including apalladium film 35b and anindium film 35a which are formed successively on thecontact electrode layer 34. Thesecond bonding layer 35 may be formed through a PVD process. Thepalladium film 35b may have a thickness ranging from 80nm to 120nm, preferably 100nm. Theindium film 35a may have a thickness ranging from 0.8µm to 1.2µm, preferably 1µm. - It should be noted that, the
first buffer layer 31 or thecontact electrode layer 34 may be formed optionally. In some embodiments, one of them or neither of them may be formed. For example, thesacrificial layer 32 may be directly formed on thesapphire substrate 30; and thesecond bonding layer 35 may be directly formed on the LED die 33. - Referring to
FIG. 2 andFIG. 4 , Step S22 is executed. In Step S22, the first bonding layer and the second bonding layer are bonded. Specifically, thefirst bonding layer 21 and thesecond bonding layer 35 are bonded. Thus, thefirst bonding layer 21 reacts with thesecond bonding layer 35 to form abonding layer 36. In some embodiments, as thefirst bonding layer 21 may be made of palladium and thesecond bonding layer 35 may include anindium film 35a and apalladium film 35b, thebonding layer 36 is made of palladium indium alloy (PdIn3). The reaction temperature may range from 180 to 220 , preferably 200 . During the bonding process, plasma of nitrogen or other inert gasses may be fed in to reduce the reaction temperature and increase the bonding speed. In some embodiments, thesecond bonding layer 35 may be a single layer of indium and the reaction temperature may range from 180 to 220 . Similarly, plasma of nitrogen or other inert gases may be fed in to reduce the reaction temperature. - Since the
second bonding layer 35 is a laminated construction including theindium film 35a and thepalladium film 35b, theindium film 35a is disposed between thepalladium film 35b and thefirst bonding layer 21 made of palladium during the bonding process. Theindium film 35a may react with thepalladium film 35b and the palladium material in thefirst bonding layer 21 at the same time, thereby further increasing the reaction speed of the bonding process. - In some embodiments, the
second bonding layer 35 may be made of a single layer of silver or a laminated construction of silver and palladium. Thebonding layer 36 may be made of palladium-silver. The reaction temperature of silver and palladium may be higher than that of indium and palladium. - Referring to
FIG. 2 andFIG. 5 , Step S23 is executed. In Step S23, the sacrificial layer is removed and the sapphire substrate is peeled. Specifically, thesacrificial layer 32 is removed, and thesapphire substrate 30 and thefirst buffer layer 31 are peeled from the LED die 33. In some embodiments, thesacrificial layer 32 may be made of boron phosphide. Thesacrificial layer 32 may be removed through a dry etching process by using a hydrochloric acid (HCl) gas. The etching process is selective, to have thesacrificial layer 32 removed and other layers not affected. - Based on the above steps, the LED die 33 is transferred from the
sapphire substrate 30 onto thesemiconductor substrate 20. One end of the LED die 33 is electrically connected to thesemiconductor substrate 20 through thecontact electrode layer 34 and thebonding layer 36. A negative voltage may be applied to thesemiconductor substrate 20 as a negative electrode of the LED. The other end of the LED die 33 is exposed and a positive voltage can be applied to the other end directly to cause the LED die 33 to emit light. Therefore, there is no need for a groove specially to form an electrode, thus an effective light emitting area of the LED is increased. Besides, since thesemiconductor substrate 20 has a much better thermal conductivity than thesapphire substrate 30, heat generated during light emitting may release through thesemiconductor substrate 20 in time, thereby avoiding a decrease of a light emitting efficiency due to overheating and enhancing the light emitting efficiency of the LED. - A LED formed according to embodiments of the present disclosure may include: a
semiconductor substrate 20; abonding layer 36 formed on a surface of thesemiconductor substrate 20; acontact electrode layer 34 formed on a surface of thebonding layer 36; a LED die 33 formed on a surface of thecontact electrode layer 34. Thecontact electrode layer 34 is optional, namely, the LED die 33 may be formed directly on the surface of thebonding layer 36. - Referring to
FIG. 6 , following the peeling process, aconnection electrode 37 may be formed on a surface of the LED die 33, which serves as a positive electrode. Theconnection electrode 37 may be made of gold (Au), nickel (Ni) or other materials known to those skilled in the art. Furthermore, thesemiconductor substrate 20 may be fixed on aninterconnection substrate 38. Theinterconnection substrate 38 may be made of aluminum or other conductive metals so that thesemiconductor substrate 20 is electrically connected to theinterconnection substrate 38. In practice, multiple LEDs and corresponding peripheral circuits may be connected together on theinterconnection substrate 38 to form a light emitting array. - Therefore, based on
FIG. 5 , the LED formed according to the embodiments of the present disclosure may further include: aconnection electrode 37 formed on the LED die 33 and aninterconnection substrate 38 electrically connected to thesemiconductor substrate 20. - Although the present disclosure has been disclosed as above with reference to preferred embodiments thereof but will not be limited thereto. Those skilled in the art can modify and vary the embodiments without departing from the spirit and scope of the present disclosure. Accordingly, without departing from the scope of the present invented technology scheme, whatever simple modification and equivalent variation belong to the protection range of the present invented technology scheme.
Claims (23)
- A method for forming a light emitting diode, comprising:providing a semiconductor substrate;forming a first bonding layer on the semiconductor substrate;providing a sapphire substrate;forming a sacrificial layer, a light emitting diode die and a second bonding layer successively on the sapphire substrate;bonding the first bonding layer and the second bonding layer; andremoving the sacrificial layer and peeling the sapphire substrate.
- The method according to claim 1, further comprising:forming a connection electrode on a surface of the light emitting diode die exposed from peeling the sapphire substrate.
- The method according to claim 1, where the sacrificial layer has a thickness ranging from 10nm to 50nm.
- The method according to claim 1, where the sacrificial layer is made of boron phosphide.
- The method according to claim 4, removing the sacrificial layer comprising:removing the sacrificial layer through an etching process by employing a hydrochloric acid gas.
- The method according to claim 4, where a first buffer layer is formed between the sapphire substrate and the sacrificial layer.
- The method according to claim 6, where the first buffer layer is made of aluminum nitride.
- The method according to claim 1, where the first bonding layer is made of palladium and the second bonding layer is made of indium or silver.
- The method according to claim 1, where the first bonding layer is made of palladium and the second bonding layer is a laminated construction of indium and palladium or a laminated construction of silver and palladium.
- The method according to claim 1, where the first bonding layer is made of palladium and the second bonding layer is a single layer of indium or a laminated construction of indium and palladium, where the bonding process of the first bonding layer and the second bonding layer has a reaction temperature ranging from 180°C to 220°C.
- The method according to claim 1, where a contact electrode layer is formed between the second bonding layer and the light emitting diode die.
- The method according to claim 11, where the contact electrode layer is made of titanium.
- The method according to claim 11, where the contact electrode layer has a thickness ranging from 2nm to 10nm.
- The method for forming a light emitting diode according to claim 1, where the light emitting diode die comprises a cap layer, an active layer and a second buffer layer which are formed successively on the sacrificial layer.
- The method for forming a light emitting diode according to claim 14, where the semiconductor substrate is an n-doped silicon substrate.
- A light emitting diode, comprising:a semiconductor substrate;a bonding layer formed on a surface of the semiconductor substrate; anda light emitting diode die formed on a surface of the bonding layer.
- The light emitting diode according to claim 16, where a connection electrode is formed on a surface of the light emitting diode die.
- The light emitting diode according to claim 16, where the bonding layer is made of palladium indium alloy or palladium-silver.
- The light emitting diode according to claim 16, further comprising a contact electrode layer formed between the bonding layer and the light emitting diode die.
- The light emitting diode according to claim 19, where the contact electrode layer is made of titanium.
- The light emitting diode according to claim 19, where the contact electrode layer has a thickness ranging from 2nm to 10nm.
- The light emitting diode according to claim 16, where the light emitting diode die comprises a buffer layer, an active layer and a cap layer which are formed successively on the bonding layer.
- The light emitting diode according to claim 22, where the semiconductor substrate is an n-doped silicon substrate.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201010523853A CN101964385B (en) | 2010-10-28 | 2010-10-28 | Light emitting diode and making method thereof |
PCT/CN2011/070901 WO2012055186A1 (en) | 2010-10-28 | 2011-02-10 | Light emitting diode and forming method thereof |
Publications (3)
Publication Number | Publication Date |
---|---|
EP2637221A1 true EP2637221A1 (en) | 2013-09-11 |
EP2637221A4 EP2637221A4 (en) | 2015-11-25 |
EP2637221B1 EP2637221B1 (en) | 2019-11-13 |
Family
ID=43517198
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP11835460.4A Active EP2637221B1 (en) | 2010-10-28 | 2011-02-10 | Light emitting diode and forming method thereof |
Country Status (4)
Country | Link |
---|---|
US (2) | US8969108B2 (en) |
EP (1) | EP2637221B1 (en) |
CN (1) | CN101964385B (en) |
WO (1) | WO2012055186A1 (en) |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101964385B (en) | 2010-10-28 | 2012-08-29 | 映瑞光电科技(上海)有限公司 | Light emitting diode and making method thereof |
CN102903804B (en) * | 2011-07-25 | 2015-12-16 | 财团法人工业技术研究院 | Method for transferring light emitting element and light emitting element array |
US9306117B2 (en) | 2011-07-25 | 2016-04-05 | Industrial Technology Research Institute | Transfer-bonding method for light emitting devices |
CN102569331B (en) * | 2011-12-09 | 2014-04-16 | 北京工业大学 | Negative feedback longitudinal integration white light-emitting diode without phosphor powder |
CN103682020A (en) * | 2012-08-31 | 2014-03-26 | 展晶科技(深圳)有限公司 | Manufacture method for LED (Light emitting diode) grain |
CN103996755B (en) * | 2014-05-21 | 2016-08-17 | 天津三安光电有限公司 | A kind of preparation method of iii-nitride light emitting devices assembly |
CN104810444B (en) * | 2015-03-04 | 2018-01-09 | 华灿光电(苏州)有限公司 | LED epitaxial slice and preparation method thereof, light-emitting diode chip for backlight unit prepares and substrate recovery method |
CN104993031B (en) * | 2015-06-12 | 2018-03-06 | 映瑞光电科技(上海)有限公司 | High pressure flip LED chips and its manufacture method |
US9444019B1 (en) * | 2015-09-21 | 2016-09-13 | Epistar Corporation | Method for reusing a substrate for making light-emitting device |
WO2018063391A1 (en) * | 2016-09-30 | 2018-04-05 | Intel Corporation | High performance light emitting diode and monolithic multi-color pixel |
CN112968095A (en) * | 2020-11-18 | 2021-06-15 | 重庆康佳光电技术研究院有限公司 | Light emitting diode chip and preparation method thereof |
CN114497322A (en) * | 2022-03-31 | 2022-05-13 | 江西兆驰半导体有限公司 | Manufacturing method of chip flip structure |
Family Cites Families (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20010042866A1 (en) | 1999-02-05 | 2001-11-22 | Carrie Carter Coman | Inxalygazn optical emitters fabricated via substrate removal |
TWI226139B (en) * | 2002-01-31 | 2005-01-01 | Osram Opto Semiconductors Gmbh | Method to manufacture a semiconductor-component |
KR100483049B1 (en) * | 2003-06-03 | 2005-04-15 | 삼성전기주식회사 | A METHOD OF PRODUCING VERTICAL GaN LIGHT EMITTING DIODES |
JP2006073619A (en) * | 2004-08-31 | 2006-03-16 | Sharp Corp | Nitride based compound semiconductor light emitting diode |
WO2006116030A2 (en) * | 2005-04-21 | 2006-11-02 | Aonex Technologies, Inc. | Bonded intermediate substrate and method of making same |
US7273798B2 (en) | 2005-08-01 | 2007-09-25 | Avago Technologies Ecbu Ip (Singapore) Pte. Ltd. | Gallium nitride device substrate containing a lattice parameter altering element |
US10873002B2 (en) * | 2006-10-20 | 2020-12-22 | Cree, Inc. | Permanent wafer bonding using metal alloy preform discs |
EP2087534A2 (en) * | 2006-11-17 | 2009-08-12 | 3M Innovative Properties Company | High efficiency light emitting articles and methods of forming the same |
WO2008064068A2 (en) * | 2006-11-17 | 2008-05-29 | 3M Innovative Properties Company | Planarized led with optical extractor |
US7795054B2 (en) * | 2006-12-08 | 2010-09-14 | Samsung Led Co., Ltd. | Vertical structure LED device and method of manufacturing the same |
CN101005110A (en) | 2007-01-12 | 2007-07-25 | 中国科学院上海微系统与信息技术研究所 | Method for realizing gallium nitride ELD vertical structure using metal bounding process |
KR100765453B1 (en) * | 2007-03-20 | 2007-10-09 | (주)에피플러스 | Method of forming light-emitting diode |
JP2008263126A (en) * | 2007-04-13 | 2008-10-30 | Oki Data Corp | Semiconductor apparatus, method of manufacturing the same, led head, and image formation apparatus |
JP2009099675A (en) * | 2007-10-15 | 2009-05-07 | Showa Denko Kk | Method of manufacturing light emitting diode, light emitting diode, and lamp |
US20090280588A1 (en) * | 2008-05-06 | 2009-11-12 | Leo Mathew | Method of forming an electronic device including removing a differential etch layer |
JP2010219377A (en) * | 2009-03-18 | 2010-09-30 | Toshiba Corp | Semiconductor light-emitting device and method of manufacturing the same |
CN101872813A (en) * | 2009-04-24 | 2010-10-27 | 刘胜 | Light-emitting diode chip and manufacturing method thereof |
CN101599523A (en) * | 2009-06-01 | 2009-12-09 | 广东昭信光电科技有限公司 | The light emitting diode (LED) chip with vertical structure and the manufacture method thereof that adopt conducting polymer to shift |
CN101964385B (en) | 2010-10-28 | 2012-08-29 | 映瑞光电科技(上海)有限公司 | Light emitting diode and making method thereof |
-
2010
- 2010-10-28 CN CN201010523853A patent/CN101964385B/en not_active Expired - Fee Related
-
2011
- 2011-02-10 EP EP11835460.4A patent/EP2637221B1/en active Active
- 2011-02-10 US US13/881,723 patent/US8969108B2/en not_active Expired - Fee Related
- 2011-02-10 WO PCT/CN2011/070901 patent/WO2012055186A1/en active Application Filing
-
2015
- 2015-01-08 US US14/592,396 patent/US9202985B2/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
EP2637221A4 (en) | 2015-11-25 |
CN101964385A (en) | 2011-02-02 |
CN101964385B (en) | 2012-08-29 |
US8969108B2 (en) | 2015-03-03 |
WO2012055186A1 (en) | 2012-05-03 |
US20130292640A1 (en) | 2013-11-07 |
US9202985B2 (en) | 2015-12-01 |
US20150123162A1 (en) | 2015-05-07 |
EP2637221B1 (en) | 2019-11-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9202985B2 (en) | Light emitting diode and forming method thereof | |
US9978910B2 (en) | Light-emitting diode with improved light extraction efficiency | |
TWI414088B (en) | Light-emitting device and the manufacturing method thereof | |
US20090166645A1 (en) | Light emitting diode having a thermal conductive substrate and method of fabricating the same | |
TW200411953A (en) | Light emitting diode and method of making the same | |
TW201234679A (en) | High voltage wire bond free LEDs | |
US10381535B2 (en) | High-voltage solid-state transducers and associated systems and methods | |
WO2007117035A1 (en) | Nitride semiconductor light emitting element and method for fabricating the same | |
KR101093117B1 (en) | Light emitting device for ac operation and method of fabricating the same | |
US20100019222A1 (en) | Low-temperature led chip metal bonding layer | |
KR20100035846A (en) | Light emitting device and method for fabricating the same | |
TWI407596B (en) | Lateral heat dissipation type led and fabrication method thereof | |
WO2015003564A1 (en) | Gallium nitride based light emitting diode and manufacturing method thereof | |
KR101281081B1 (en) | Vertical Light emitting diode cell array and method of manufacturing the same | |
JP2013034010A (en) | Vertical light-emitting device | |
TW201034252A (en) | Light emitting device | |
JP2014120776A (en) | Light-emitting diode, and method for manufacturing the same | |
KR20100075420A (en) | Light emitting device having plurality of light emitting cells and method of fabricating the same | |
TWM277111U (en) | Vertical electrode structure for white-light LED | |
CN101859828A (en) | Manufacturing method of light-emitting diode (LED) | |
US20090134380A1 (en) | Solid-state lighting element | |
KR100699056B1 (en) | Light emitting diode having a plurality of light emitting cells and mehod for fabricating the same | |
US20130001510A1 (en) | Optoelectronic device having current blocking insulation layer for uniform temperature distribution and method of fabrication | |
Wang et al. | High-performance nitride vertical light-emitting diodes based on Cu electroplating technical route | |
TW201228052A (en) | Light-emitting semiconductor chip and method for manufacturing the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 20130516 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
DAX | Request for extension of the european patent (deleted) | ||
RA4 | Supplementary search report drawn up and despatched (corrected) |
Effective date: 20151026 |
|
RIC1 | Information provided on ipc code assigned before grant |
Ipc: H01L 33/64 20100101ALI20151020BHEP Ipc: H01L 33/38 20100101ALI20151020BHEP Ipc: H01L 33/26 20100101ALI20151020BHEP Ipc: H01L 33/00 20100101AFI20151020BHEP Ipc: H01L 33/12 20100101ALI20151020BHEP Ipc: H01L 21/20 20060101ALI20151020BHEP Ipc: H01L 33/62 20100101ALI20151020BHEP |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: EXAMINATION IS IN PROGRESS |
|
17Q | First examination report despatched |
Effective date: 20170207 |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: GRANT OF PATENT IS INTENDED |
|
INTG | Intention to grant announced |
Effective date: 20190108 |
|
GRAJ | Information related to disapproval of communication of intention to grant by the applicant or resumption of examination proceedings by the epo deleted |
Free format text: ORIGINAL CODE: EPIDOSDIGR1 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: EXAMINATION IS IN PROGRESS |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: GRANT OF PATENT IS INTENDED |
|
INTC | Intention to grant announced (deleted) | ||
INTG | Intention to grant announced |
Effective date: 20190529 |
|
GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE PATENT HAS BEEN GRANTED |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: EP Ref country code: AT Ref legal event code: REF Ref document number: 1202579 Country of ref document: AT Kind code of ref document: T Effective date: 20191115 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R096 Ref document number: 602011063404 Country of ref document: DE |
|
RAP2 | Party data changed (patent owner data changed or rights of a patent transferred) |
Owner name: ENRAYTEK OPTOELECTRONICS CO., LTD. |
|
REG | Reference to a national code |
Ref country code: IE Ref legal event code: FG4D |
|
REG | Reference to a national code |
Ref country code: NL Ref legal event code: MP Effective date: 20191113 |
|
REG | Reference to a national code |
Ref country code: LT Ref legal event code: MG4D |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20200214 Ref country code: FI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20191113 Ref country code: BG Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20200213 Ref country code: NO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20200213 Ref country code: PT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20200313 Ref country code: SE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20191113 Ref country code: LV Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20191113 Ref country code: NL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20191113 Ref country code: LT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20191113 Ref country code: ES Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20191113 Ref country code: PL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20191113 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IS Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20200313 Ref country code: HR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20191113 Ref country code: RS Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20191113 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: AL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20191113 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: CZ Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20191113 Ref country code: RO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20191113 Ref country code: EE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20191113 Ref country code: DK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20191113 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R097 Ref document number: 602011063404 Country of ref document: DE |
|
REG | Reference to a national code |
Ref country code: AT Ref legal event code: MK05 Ref document number: 1202579 Country of ref document: AT Kind code of ref document: T Effective date: 20191113 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SM Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20191113 Ref country code: SK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20191113 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R119 Ref document number: 602011063404 Country of ref document: DE |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: PL |
|
26N | No opposition filed |
Effective date: 20200814 |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 20200213 |
|
REG | Reference to a national code |
Ref country code: BE Ref legal event code: MM Effective date: 20200229 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: LU Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20200210 Ref country code: MC Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20191113 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: AT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20191113 Ref country code: LI Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20200229 Ref country code: SI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20191113 Ref country code: CH Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20200229 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20200210 Ref country code: IT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20191113 Ref country code: DE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20200901 Ref country code: FR Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20200229 Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20200213 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: BE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20200229 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: TR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20191113 Ref country code: MT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20191113 Ref country code: CY Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20191113 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20191113 |