EP1820217A2 - Feldeffekttransistoren mit isoliertem gate - Google Patents
Feldeffekttransistoren mit isoliertem gateInfo
- Publication number
- EP1820217A2 EP1820217A2 EP05821637A EP05821637A EP1820217A2 EP 1820217 A2 EP1820217 A2 EP 1820217A2 EP 05821637 A EP05821637 A EP 05821637A EP 05821637 A EP05821637 A EP 05821637A EP 1820217 A2 EP1820217 A2 EP 1820217A2
- Authority
- EP
- European Patent Office
- Prior art keywords
- cells
- active
- inactive
- field effect
- effect transistor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
- 230000005669 field effect Effects 0.000 title claims description 16
- 239000000758 substrate Substances 0.000 claims abstract description 19
- 210000000746 body region Anatomy 0.000 claims description 8
- 239000004065 semiconductor Substances 0.000 claims description 7
- 239000012212 insulator Substances 0.000 claims description 6
- 238000000034 method Methods 0.000 claims description 6
- 239000004020 conductor Substances 0.000 claims description 5
- 238000004519 manufacturing process Methods 0.000 claims description 5
- 238000000151 deposition Methods 0.000 claims description 2
- 238000005530 etching Methods 0.000 claims description 2
- 239000011295 pitch Substances 0.000 description 10
- 230000000052 comparative effect Effects 0.000 description 9
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 3
- 238000013459 approach Methods 0.000 description 3
- 230000007423 decrease Effects 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 239000000463 material Substances 0.000 description 3
- 238000001465 metallisation Methods 0.000 description 3
- 229910052710 silicon Inorganic materials 0.000 description 3
- 239000010703 silicon Substances 0.000 description 3
- 230000008901 benefit Effects 0.000 description 2
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 238000002474 experimental method Methods 0.000 description 1
- 239000007943 implant Substances 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 239000010421 standard material Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/7813—Vertical DMOS transistors, i.e. VDMOS transistors with trench gate electrode, e.g. UMOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
- H01L29/0692—Surface layout
- H01L29/0696—Surface layout of cellular field-effect devices, e.g. multicellular DMOS transistors or IGBTs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0843—Source or drain regions of field-effect devices
- H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
- H01L29/0852—Source or drain regions of field-effect devices of field-effect transistors with insulated gate of DMOS transistors
- H01L29/0856—Source regions
- H01L29/0865—Disposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1095—Body region, i.e. base region, of DMOS transistors or IGBTs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/7811—Vertical DMOS transistors, i.e. VDMOS transistors with an edge termination structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7827—Vertical transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/788—Field effect transistors with field effect produced by an insulated gate with floating gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7827—Vertical transistors
- H01L29/7828—Vertical transistors without inversion channel, e.g. vertical ACCUFETs, normally-on vertical MISFETs
Definitions
- the invention relates to insulated gate field effect transistors and methods of using them.
- MOSFETs Power metal oxide semiconductor field effect transistors
- MOSFETs are generally used as switches in which they are either fully on or fully off.
- MOSFETs can also be used in a linear region of operation to self- protect the MOSFET from over-voltage spikes by turning on and absorbing power as part of a linear region of operation, typically using a dynamic current circuit, or to limit the current for a short period of time long enough for a decision to be made to switch the current to a safe state.
- Other circuits also require operation in the linear mode. For example, many simple motors are controlled in this way, such as fan motors.
- the reason for the thermal runaway in small devices is the existence of a critical current density J c above which the current density decreases with increasing temperature but below which the current density increases with increasing temperature. If a FET is operated below the critical current density J c a small increase in temperature increases current density, which causes an increase in temperature, causing still higher current density, i.e. thermal runaway.
- the value of the critical current density J c is determined by two competing effects. Firstly, as temperature increases the resistance of the channel increases. This decreases current density with increasing temperature. Secondly, as temperature increases, the threshold voltage of the MOSFET decreases. This change in threshold voltage does not matter when the MOSFET is switched hard on. However, in the linear regime, the decreased threshold voltage changes the effective gate voltage thereby increasing current density with increasing temperature. As the gain increases, the second effect becomes relatively more important. Modern MOSFETs have high values of gate width per unit area and are operated at currents such that the second effect is dominant, i.e. the MOSFETs are operated below J c .
- the problem is not limited to devices using oxide on silicon, but can occur in any power FET.
- an insulated gate field effect transistor according to claim 1.
- the operation of the device in the linear regime is enhanced.
- the inventors have realised that it is not necessary to provide multiple different threshold voltages or cells that have asymmetric channels or complex forms. All that is required is that some of the cells are used and others are unused.
- the current may be uniformly spread over the device avoiding hot spots by virtue of the fact that the active cells are not crowded together.
- the active cells are evenly distributed amongst the inactive cells.
- a real benefit of the invention is that improved linear performance is obtained in an arrangement that is very easy to manufacture.
- the invention is implemented as a vertical transistor, wherein the gate is an insulated gate extending into the substrate from the first major surface.
- the cells may include a body region of the FET, with an insulated gate in trenches between the cells. Source regions may be provided only in the active cells.
- the cells may be arranged in a hexagonal array, and the ratio of active cells to inactive cells may be 1 :2. This is easy to arrange in a hexagonal array and provides enough active cells to pass current with the device turned on.
- the cell pitch may be less than 1 1 ⁇ m.
- the invention is particularly applicable to devices with such small cell pitches, for which the zero temperature coefficient current may be particularly high and hence for which thermal instability is a particular problem.
- the ratio of active cells to inactive cells may be 1 :2. This is a convenient ratio which gives good results for moderate cell pitches.
- the invention includes devices wherein the cell pitch is 8 ⁇ m or less and the fraction of the number of active cells divided by the number of inactive cells has a value 1/3 or less.
- the step of defining the transistor may include: etching a trench extending into the substrate from the first major surface between the cells; depositing gate insulator on the sidewalls and base of the trench; and filling the trench with gate conductor.
- the step of defining the transistor may further include: implanting a p-type body to form the cells; and after defining the trenches, implanting source regions adjacent to the trenches in the active cells but not the inactive cells.
- Figure 1 shows a side view of an active cell and an inactive cell as used in the first embodiment of the invention
- Figure 2 shows a top view of a semiconductor device according to the first embodiment of the invention
- Figure 3 shows graphs of current against voltage at different temperatures for the first embodiment and a comparative example using only active cells
- Figure 4 shows pass and fail values of current and voltage for devices according to the invention and a comparative example
- Figure 5 shows a top view of a semiconductor device of an alternative embodiment of the invention.
- a doped n+ semiconductor substrate 2 functions as the drain for a semiconductor device made up of a number of cells 6 at a first, top, major surface 4 of the substrate.
- the cells are divided into active cells 8 and inactive cells 10.
- the substrate may for example be a commercially available silicon substrate with a doping concentration in the range 10 15 cm “3 to 10 18 cm “3 . Alternative materials and doping may be used if required.
- a p-doped body region 12 is provided in each of the active cells 8 and the inactive cells 10.
- the cells 6 are separated by insulated gate trenches 14 which have a gate insulator 16 on the sidewalls and base of the trench and a conductor 18 within the trench to act as a gate.
- the cells 6 are distributed over the first major surface 4 of the substrate in a hexagonal array with the insulated gate trenches 14 connecting up so that the gate conductor 18 is linked.
- the active cells 8 differ from the inactive cells 10 in that the active cells further comprise heavily doped n+ source regions 20 at the first major surface 4 in the body region 12, whereas these are omitted from the inactive cells 10.
- An insulator 22 is arranged over the trenches 14 and partially over the source regions 20 to insulate the trench.
- the source region may for example be a ring shape leaving the centre of the ring as part of the body region 12.
- a metallisation layer 24 then extends over the surface of the insulator
- the trench has a similar width to depth in the range 1 ⁇ m to 3 ⁇ m. As will be appreciated, the trench depth and width can be varied depending on the device properties required.
- a back contact 28 is provided on the rear of the substrate 2 and a gate contact 30 is connected to the gate conductor 18.
- the gate insulator 16 may be made of any convenient material, including for example silicon oxide, silicon nitride and silicon oxynitride. Multiple layer gates may also be used if required.
- the active cells 8 are distributed over the surface of the substrate as illustrated in Figure 2 in which the active cells 8 are shaded to distinguish them from the inactive cells 10. It will be seen that the pattern in this embodiment is a repeating pattern of two inactive cells 10 and one active cell 8, as indicated by the triangle 26, and so the ratio of inactive to active cells is 2:1.
- the cell pitch that is to say the distance between the centres of adjacent cells, in this embodiment is 9 ⁇ m.
- the device may be manufactured in a relatively conventional process which will accordingly not be described further. However, one modification is required so that the source diffusion is not carried out in the inactive cells. This is carried out by creating a mask pattern that covers the centre of the cell for the active cells, and covers the whole cell for the inactive cells, before carrying out an implantation step to implant the heavily doped n+ source regions 20 in the body region 12. In this way, the source regions 20 are created only in the active cells.
- the current- voltage characteristic is shown in Figure 3 at two temperatures.
- the leftmost two curves relate to the comparative example and the rightmost two curves to the embodiment.
- the two temperatures were 25 -C and 175 -C for each case.
- the zero temperature coefficient point is the current at which the same voltage is required to produce the current at different temperatures, i.e. the current at which the curves cross.
- the zero temperature coefficient point dropped from about 8OA in the comparative example to about 35A in the embodiment. Good yields of devices were obtained.
- Figure 4 shows some failure points, i.e. values of current and voltage that when applied for a predetermined period caused failure. In some cases, a 100ms period was used, and in others a dc signal. 100ms failure points of the embodiment are labelled 32, at higher current values than the failure points of the comparative example 34. At dc, pass points of the embodiment, labelled 36, occur at very similar values to failure points 38 of the comparative example.
- Typical Rdson (resistance in the on state) values were 9 mOhm for the embodiment and 5.4mOhm for the comparative example. Since in the embodiment only one third of the cells are active this is a good result.
- the embodiment has cells that are the bodies of the transistors, surrounded by trenches. It is also possible to arrange the cells to be the trenches of the transistors, and the p-type bodies as the trench.
- the active cells may be provided by providing gate contacts only for the active cells and leaving the inactive cells with floating gates.
- the cells need not be hexagonal, but may be square, triangular, or any other suitable shape. Indeed, not all cells need to be the same. Such shapes and arrangements are taught in US 6,320,223 and the various cell variations taught therein are expressly included by reference.
- the first major surface may be divided into stripes 50, the active cells 8 being short regions of the stripes 50, the remainder of the stripes constituting an inactive cell 10. As may be seen in Figure 5, some stripes constitute only an inactive cell 10. Alternatively, all stripes may have active and inactive cells, for example by offsetting the active cells in adjacent stripes. Note that in these embodiments the cell size of the inactive cells 10 is greater than that of the active cells 8.
- An alternative arrangement using stripes has cells in the form of stripes arranged in parallel, the whole length of the stripe being either active or inactive.
- the active cell stripes (acting as a transistor) are interdispersed between inactive cell stripes.
- the cell pitch need not be the 9 ⁇ m of the embodiment.
- the invention is particularly suitable for devices with a pitch below 1 1 ⁇ m, since above this cell pitch the device may be stable even without using the invention.
- the invention may be used for sizes significantly below 9 ⁇ m. If the 1 :2 active : inactive cell ratio of the embodiment does not provide a sufficient increase in linear stability for a particular cell size, then a different pattern, perhaps 1 :4 or 1 :6 ratio of active to inactive cells may be used. A 1 :4 or 1 :6 ratio is easy to obtain from a rectangular grid of cells.
- n and p-type doped layers may be interchanged to obtain a p-type device.
- the FET may be enhancement or depletion type, as required in any particular application.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Electrodes Of Semiconductors (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GBGB0426412.3A GB0426412D0 (en) | 2004-12-02 | 2004-12-02 | Insulated gate field effect transistors |
PCT/IB2005/053994 WO2006059300A2 (en) | 2004-12-02 | 2005-12-01 | Insulated gate field effect transistors |
Publications (1)
Publication Number | Publication Date |
---|---|
EP1820217A2 true EP1820217A2 (de) | 2007-08-22 |
Family
ID=34043900
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP05821637A Withdrawn EP1820217A2 (de) | 2004-12-02 | 2005-12-01 | Feldeffekttransistoren mit isoliertem gate |
Country Status (6)
Country | Link |
---|---|
EP (1) | EP1820217A2 (de) |
JP (1) | JP2008523586A (de) |
KR (1) | KR20070084612A (de) |
CN (1) | CN101288178A (de) |
GB (1) | GB0426412D0 (de) |
WO (1) | WO2006059300A2 (de) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN105895684B (zh) * | 2015-10-16 | 2018-12-28 | 苏州能讯高能半导体有限公司 | 一种半导体器件及其制造方法 |
JP2019161103A (ja) | 2018-03-15 | 2019-09-19 | 株式会社東芝 | 半導体装置 |
US11728422B2 (en) | 2019-11-14 | 2023-08-15 | Stmicroelectronics S.R.L. | Power MOSFET device having improved safe-operating area and on resistance, manufacturing process thereof and operating method thereof |
IT202000015076A1 (it) | 2020-06-23 | 2021-12-23 | St Microelectronics Srl | Dispositivo elettronico in 4h-sic con prestazioni di corto circuito migliorate, e relativo metodo di fabbricazione |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2460542A1 (fr) * | 1979-06-29 | 1981-01-23 | Thomson Csf | Transistor a effet de champ vertical de puissance pour hautes frequences et procede de realisation d'un tel transistor |
DE19727676A1 (de) * | 1997-06-30 | 1999-01-07 | Asea Brown Boveri | MOS gesteuertes Leistungshalbleiterbauelement |
DE19808348C1 (de) * | 1998-02-27 | 1999-06-24 | Siemens Ag | Durch Feldeffekt steuerbares Halbleiterbauelement |
-
2004
- 2004-12-02 GB GBGB0426412.3A patent/GB0426412D0/en not_active Ceased
-
2005
- 2005-12-01 WO PCT/IB2005/053994 patent/WO2006059300A2/en active Application Filing
- 2005-12-01 KR KR1020077012285A patent/KR20070084612A/ko not_active Application Discontinuation
- 2005-12-01 JP JP2007543983A patent/JP2008523586A/ja not_active Withdrawn
- 2005-12-01 EP EP05821637A patent/EP1820217A2/de not_active Withdrawn
- 2005-12-01 CN CNA2005800412443A patent/CN101288178A/zh active Pending
Non-Patent Citations (1)
Title |
---|
See references of WO2006059300A2 * |
Also Published As
Publication number | Publication date |
---|---|
GB0426412D0 (en) | 2005-01-05 |
CN101288178A (zh) | 2008-10-15 |
WO2006059300A2 (en) | 2006-06-08 |
JP2008523586A (ja) | 2008-07-03 |
WO2006059300A3 (en) | 2008-07-03 |
KR20070084612A (ko) | 2007-08-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9450091B2 (en) | Semiconductor device with enhanced mobility and method | |
TWI550851B (zh) | 具有平面狀通道的垂直功率金氧半場效電晶體 | |
KR101293927B1 (ko) | 스크리닝 전극을 가진 반도체 장치 및 방법 | |
US7126166B2 (en) | High voltage lateral FET structure with improved on resistance performance | |
KR100290693B1 (ko) | 전계 효과에 의해 제어 가능한 파워 반도체 소자 | |
EP2497116B1 (de) | Leistungshalbleitervorrichtungen mit selektiv dotierten jfet-regionen sowie entsprechende verfahren zur formung solcher vorrichtungen | |
US7649223B2 (en) | Semiconductor device having superjunction structure and method for manufacturing the same | |
US6946705B2 (en) | Lateral short-channel DMOS, method of manufacturing the same, and semiconductor device | |
US8350322B2 (en) | Semiconductor device and method for manufacturing the same | |
US20040222461A1 (en) | Lateral semiconductor device with low on-resistance and method of making the same | |
JP7272775B2 (ja) | 絶縁ゲートバイポーラトランジスタ | |
JP5102411B2 (ja) | 半導体装置およびその製造方法 | |
JP2007123887A (ja) | レトログレード領域を備える横型dmosトランジスタ及びその製造方法 | |
EP1449258A1 (de) | Vertikale mosfets mit überkreuzenden graben-gate-elektroden, welche sich über die sich tiefer befindenden graben-source-elektroden erstrecken und diesbezügliche herstellungsverfahren | |
KR20180097510A (ko) | 수직 전력 반도체 디바이스 내의 소스-게이트 영역 구조물 | |
US20220157959A1 (en) | Semiconductor power devices having multiple gate trenches and methods of forming such devices | |
TWI685899B (zh) | 金屬氧化物半導體閘極式裝置之單元佈線及製造技術之強化 | |
KR20020079919A (ko) | 향상된 성능을 갖는 dmos 트랜지스터 구조 | |
JP2006505932A (ja) | 半導体デバイスおよびその製造方法 | |
JP4990140B2 (ja) | パワー半導体デバイス | |
WO2006059300A2 (en) | Insulated gate field effect transistors | |
JP2023513933A (ja) | 縦型フィン電界効果トランジスタ、縦型フィン電界効果トランジスタ装置、および縦型フィン電界効果トランジスタの形成方法 | |
KR100910798B1 (ko) | 불순물 주입층이 형성된 트랜치를 가지는 고전압용 트랜치절연 게이트 양극성 트랜지스터 및 그 제조방법 | |
US20240234495A1 (en) | Gate trench power semiconductor devices having self-aligned trench shielding regions and related methods | |
US20220271121A1 (en) | Superjunction semiconductor device having reduced source area and method of manufacturing same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
AK | Designated contracting states |
Kind code of ref document: A2 Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU LV MC NL PL PT RO SE SI SK TR |
|
AX | Request for extension of the european patent |
Extension state: AL BA HR MK YU |
|
DAX | Request for extension of the european patent (deleted) | ||
R17D | Deferred search report published (corrected) |
Effective date: 20080703 |
|
RAX | Requested extension states of the european patent have changed |
Extension state: YU Extension state: MK Extension state: HR Extension state: BA Extension state: AL |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE APPLICATION HAS BEEN WITHDRAWN |
|
18W | Application withdrawn |
Effective date: 20080829 |