EP1493070B1 - Circuit de regulation de tension - Google Patents

Circuit de regulation de tension Download PDF

Info

Publication number
EP1493070B1
EP1493070B1 EP03722220A EP03722220A EP1493070B1 EP 1493070 B1 EP1493070 B1 EP 1493070B1 EP 03722220 A EP03722220 A EP 03722220A EP 03722220 A EP03722220 A EP 03722220A EP 1493070 B1 EP1493070 B1 EP 1493070B1
Authority
EP
European Patent Office
Prior art keywords
input
output
voltage
circuit arrangement
connection
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
EP03722220A
Other languages
German (de)
English (en)
Other versions
EP1493070A2 (fr
Inventor
Manfred Mauthe
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Infineon Technologies AG
Original Assignee
Infineon Technologies AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Infineon Technologies AG filed Critical Infineon Technologies AG
Publication of EP1493070A2 publication Critical patent/EP1493070A2/fr
Application granted granted Critical
Publication of EP1493070B1 publication Critical patent/EP1493070B1/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
    • G05F1/10—Regulating voltage or current
    • G05F1/46—Regulating voltage or current wherein the variable actually regulated by the final control device is dc
    • G05F1/462—Regulating voltage or current wherein the variable actually regulated by the final control device is dc as a function of the requirements of the load, e.g. delay, temperature, specific voltage/current characteristic
    • G05F1/465—Internal voltage generators for integrated circuits, e.g. step down generators

Definitions

  • the present invention relates to a circuit arrangement for voltage regulation.
  • CMOS complementary metal oxide semiconductor
  • a so-called on-chip voltage regulator In order to supply integrated circuits, which require different supply voltages internally, with only one external supply voltage, usually a so-called on-chip voltage regulator is provided, which is normally designed as a continuously operating linear regulator. Such voltage regulators should be able to do without external inductances or capacities.
  • a voltage regulator is required to supply the voltage controlled oscillators usually provided thereby, the output voltage has a good supply voltage suppression, English: Power Supply Rejection Ratio, PSRR and at the same time has low intrinsic noise to the Phase noise of the supplied oscillator not to deteriorate.
  • FIGS. 2a and 2b show typical voltage regulators which, as a regulating transistor, compare either a P-channel MOS transistor FIG. 2a , or an N-channel MOS transistor, compare FIG. 2b use.
  • the gate terminal of the control transistor is driven in each case by a differential amplifier, on the one hand a reference voltage, for example, provided by a bandgap circuit, and on the other hand, a signal derived from the output voltage of the regulator signal is supplied.
  • a differential amplifier on the one hand a reference voltage, for example, provided by a bandgap circuit, and on the other hand, a signal derived from the output voltage of the regulator signal is supplied.
  • control transistor in a circuit according to Figure 2a or 2b of the latter document is equipped with a dielectric strength which is lower than the input voltage of the voltage regulator, it can, in particular in a mixed ohmic capacitive load, when switching on the voltage regulator above the control transistor drop a voltage that is greater than its allowable voltage. If a bandgap voltage source is used for the differential amplifier, which drives the control transistor, the voltage of which must first build up starting at 0 volts, then lies above the control transistor in the turn-on even the full input voltage.
  • Object of the present invention is to provide a circuit arrangement for voltage regulation voltage arrangement, which is highly integrated and in which a transistor can be used as a control transistor whose dielectric strength is lower than the input voltage which supplies the voltage regulator.
  • the voltage drop across the output stage is limited to a permissible level, in particular at the switch-on torque of the voltage regulator.
  • the output stage with advantage with semiconductor devices whose dielectric strength is lower than the supply voltage which can be supplied at the input terminal.
  • the auxiliary regulator limits the voltage between the circuit node at one of the load terminals of the controlled path of the output stage and the control input of the output stage to a maximum voltage amount of, for example, 0.5 volts.
  • the actuator forms a closed switch between the input terminal and the circuit node on the controlled path of the output stage, so that in a normal operation, the Austiti Scheme the output stage is not reduced.
  • a so-called floating battery is preferably provided, which is connected between one of the inputs of the further comparator in the auxiliary regulator and the control input of the output stage of the circuit arrangement.
  • the voltage at the circuit node of the circuit arrangement is set so that it is basically equal to the sum of the voltage at the control input of the output stage and the floating battery voltage.
  • the restriction that automatically by means of the auxiliary regulator, a limitation of the voltage at the circuit node to the supply voltage as soon as the voltage at the control input of the output stage exceeds that voltage value resulting from the difference of the supply voltage and the fixed voltage amount, the floating Battery provides results.
  • the auxiliary regulator with respect to its output stage a short circuit, that is a closed switch.
  • the output stage and / or the actuator of the auxiliary regulator are each formed as MOS transistors.
  • the MOS transistor of the output stage is preferably provided as designed for low voltage resistance and regular threshold voltage MOS transistor.
  • the MOS transistor of the actuator of the auxiliary regulator is preferably designed as a relative to the conductivity type of the channel complementary transistor to that of the output stage, but has a higher dielectric strength than the transistor of the output stage.
  • the gate terminal in each case represents the control input of actuator or output stage, while source and drain terminal of the MOS transistors respectively represent the terminals of the controlled routes.
  • a voltage divider is preferably provided. Its interpretation depends on the one hand from the desired output voltage and the other from the voltage supplied by the reference generator at its output. For bandgap reference sources realized in silicon technology, this bandgap voltage is typically 1.2 volts.
  • the comparator of the circuit arrangement which activates the output stage of the regulator, and the further comparator in the auxiliary regulator are preferably each designed as differential amplifiers or operational amplifiers, each comprising an inverting and a non-inverting input.
  • the one differential amplifier which drives the output stage is advantageously designed so that its output signal can be driven out to the positive supply voltage.
  • a further improvement in the suppression of disturbances on the supply voltage can be achieved by further developing the circuit arrangement with a further control circuit which supplies the reference generator.
  • a further control loop is preferably formed, which comprises an actuator, a comparator and a return branch from the actuator to the comparator via a voltage divider.
  • An output of the actuator is coupled to a supply terminal of the reference generator.
  • the floating battery, as well as the comparator, which controls the output stage, and the other comparator, which is provided in the auxiliary regulator, are supplied by this additional auxiliary voltage.
  • a switch is preferably provided which can switch the reference generator to be supplied to its supply voltage between the actual supply voltage of the control circuit and the generated auxiliary voltage.
  • FIG. 1 shows a voltage regulation circuit with an input terminal 1 for supplying a supply voltage of 2.5 volts and an output terminal 2 for tapping a regulated output voltage of 1.5 volts.
  • an N-channel MOS field effect transistor 3 is provided, with a gate terminal, a source terminal and a drain terminal.
  • the source terminal of the output stage 3 forms the output terminal 2 of the circuit.
  • the gate terminal is connected to the output of a differential amplifier 4 which operates as a comparator and has an inverting and a non-inverting input.
  • the non-inverting input of comparator 4 is connected to the output of a bandgap reference generator 5 which provides a bandgap voltage of 1.2 volts.
  • the output 2 of the circuit is connected via a voltage divider 6, 7, comprising a series circuit of a 300 ohm resistor 6 and a 1.2 kiloohm resistor 7 to the inverting input of the comparator 4 and further coupled to a reference potential terminal 8, to the also the bandgap generator 5 is connected.
  • a resistor 9 and, in parallel, a capacitor 10 are connected, which represent an ohmic capacitive load.
  • a further transistor 11 is provided to protect the output stage 3 before the relatively high input voltage or supply voltage when switching the regulator, which is designed as a P-channel MOS field effect transistor and its drain terminal in a circuit node 12 of the controller to the Drain terminal of the output stage 3 is connected.
  • the source terminal of the transistor 11 is connected to the input terminal 1 of the regulator circuit.
  • a further differential amplifier 13 is also provided, whose output is connected to the gate terminal of the transistor 11 operating as an actuator.
  • the non-inverting input of the further comparator 13 is connected to the circuit node 12, while the inverting input of the further comparator 13 designed as an operational amplifier is connected to the output of the comparator 4 via a floating battery 14.
  • the terminals of the floating battery are provided with the reference numerals 15 and 16.
  • the floating battery raises the potential at the gate of the output stage 3 by 0.5 volts and supplies this potential increased voltage to the inverting input of the comparator 13. While the withstand voltage of the NMOS output transistor 3 is only 1.5 volts, the PMOS transistor 11 has a withstand voltage of 2.5 volts.
  • the control transistor 3 operates as a source follower, with the source voltage following the gate voltage.
  • the auxiliary regulator whose actuator 11 is connected in the drain branch of the control transistor 3, causes the drain terminal 12 of the control transistor 3 is at most 0.5 volts above its gate voltage. This is done by the feedback control of the amplifier 13 and the floating battery voltage of about 0.5 volts.
  • the voltage at the circuit node 12 is adjusted by means of the differential amplifier 13 so that it is basically equal to the sum of the voltage at the gate terminal of the transistor 3 and the floating battery voltage of 0.5 volts. It is true, however, that with advantage automatically a limitation of the voltage at the circuit node 12 to 2.5 volts, namely to the supply voltage, as soon as the voltage at the gate of the transistor 3 exceeds the value 2 volts. Namely, in this case, the transistor 11 is a closed switch.
  • the described linear regulator offers a significantly improved PSSR, Power Supply Rejection Ratio.
  • the additional auxiliary regulator 11, 12, 13, 14 protects during start-up of the regulator, that is, during start-up of the control voltage, the output transistor 3, which only has a dielectric strength of 1.5 volts, before an overvoltage, which otherwise at power immediately between its drain terminal and its gate terminal would abut.
  • the positive supply voltage of the 1.5 volt-fixed NMOS control transistor 3 is held during power-up to a value which is maximum 0.5 volts above its gate voltage.
  • a breakthrough of the control transistor 3 is effectively avoided.
  • the relatively thin gate oxide layer and the relatively short channel of the transistor 3 lead to a low strength of its gate-source voltage of only 1.5 volts, but allow the desired, good PSSR, which in particular enables the power supply of high-sensitivity, voltage-controlled oscillators , as they are needed in resonant circuits, especially in mobile communications.
  • the transistor 3 is a transistor with a conventional threshold voltage
  • the transistor 11 is designed for analog circuitry and has a corresponding threshold voltage.
  • the voltage source 14 may alternatively be designed as a level shifter or level shifter circuit.
  • FIG. 2 shows the floating battery 14 of FIG. 1 , which at its output terminal 15 provides a voltage which is always greater by 0.5 volts than the voltage applied to its input 16.
  • the output voltage of the voltage source 14 is just higher than the input voltage at the node 16 by the amount of the threshold voltage of the PMOS transistor 17.
  • the transistor 17 is connected with its gate terminal to the input 16 and connects with its controlled path a reference potential terminal 18th to the output terminal 15.
  • the transistor 17 is connected as a source follower and is powered by a BIAS current source 19, which is connected to the reference potential terminal 18 via a current mirror 20.
  • the current mirror 20 comprises two further PMOS transistors whose gates are connected to each other, and which are each connected to a terminal of their controlled paths to the supply potential terminal 21 of the voltage source 14.
  • the input transistor of the current mirror 20 is connected as a diode.
  • the transistor 17 has a threshold voltage of 0.5 volts. Threshold voltages of PMOS transistors in the range of 0.5 to 0.7 volts are common.
  • FIG. 3 shows an advantageous development of the voltage regulator arrangement of FIG. 1 , which causes a further improvement of the interference interference by an additional control loop, which provides an additional, regulated supply voltage for the reference generator 5 and the differential amplifier 4, 13.
  • circuit according to FIG. 3 In structure and advantageous mode of action largely corresponds to that of FIG. 1 and should not be repeated at this point. In the following, only the added components, their interconnection as well as the additional functionality with their advantages are described.
  • a further control circuit is provided with a constructed as a transistor 22 of the P-channel type actuator having a control input and a controlled path, wherein the control input, that is, the gate terminal of the transistor 22, with a comparator 23 formed as a differential amplifier at its output connected is.
  • the comparator 23 is connected to its power supply to the input terminal 1.
  • the source terminal of the actuator transistor 22 is also connected to the input terminal 1, while the drain terminal forms the output 24 of the further control circuit. At this output, a regulated voltage of 2.25 volts is provided.
  • the output 24 of the further control circuit and reference potential terminal 8 is connected to form a voltage divider, a series circuit of a resistor 25 of 1.05 kiloohms and a resistor 26 of 1.2 kiloohms, whose tapping point for tapping a divided voltage with the inverting Input of the differential amplifier 23 is connected.
  • the non-inverting input of the differential amplifier 23 is connected to the output terminal 15 of the bandgap reference generator 5 for supplying the bandgap voltage in the amount of constant 1.2 volts.
  • the output 24 of the further control circuit for the voltage supply of the reference generator 5 is connected to a respective connection for supplying a supply voltage of the floating battery 14, the differential amplifier 13, and the differential amplifier 4.
  • a connection to the input terminal 16 of the reference generator 5 is made via a changeover switch 27.
  • Another input of the change-over switch 27 is connected to the input terminal 1 of the voltage regulation circuit.
  • the switch 27 has a control input for supplying a switching command, to which a comparator 28 is connected with its output.
  • the comparator 28 has two inputs, which are connected to the one output to the output 24 of the further control circuit and the other to the output 15 of the reference generator 5.
  • the PMOS control transistor 22 provides a regulated voltage with the highest possible voltage level.
  • the comparator 28 in conjunction with the voltage switch 27 allow that when you turn on the supply voltage at terminal 1, this first supplied to the reference generator 5 and later, when the tappable at the output 24 auxiliary voltage is up, is switched to this. In this way, the interference of interference, in particular to the reference generator 5 and the amplifier 4, further reduced, so that the quality of the tapped off at the output terminal 2 voltage, which is regulated, is further improved.
  • FIG. 4 shows a constructed in CMOS circuit technology, two-stage operational amplifier, as preferred in circuits according to FIGS. 1 and 3 is used.
  • FIG. 1 are the operational amplifiers 4 and 13, and at FIG. 3 in addition, the operational amplifier 23 preferably as a two-stage operational amplifier as in FIG. 4 shown executed.
  • the operational amplifier according to FIG. 4 has an inverting input 30, a non-inverting input 31 and an output 32.
  • auxiliary inputs 33, 34 are provided.
  • the operational amplifier is connected between a supply potential terminal 35 and a reference potential terminal 36. While at the auxiliary input 33, a switching command for moving the operational amplifier in a quiescent state (power down) can be supplied to the terminal 34, a rest or bias, English BIAS, fed.
  • the operational amplifier is constructed as a differential amplifier and provides at its output 32 a signal which is dependent on the voltage difference of the signals present at the inputs 30, 31.
  • the operational amplifier 4 is designed in two stages and equipped with a Millerkompensation for stabilizing the frequency response.
  • FIG. 5 shows on the basis of a diagram a switch-on of the voltage regulator of FIG. 1 ,
  • different voltage levels A, B, C, D are plotted as a function of the bandgap voltage provided by the reference generator 5. This was at the chart of FIG. 5 for simulation purposes, ramped from 0 volts to its nominal value of 1.2 volts.
  • the basically constant voltage difference of about 0.5 volts between the level A at the input of the output stage and the level B at the circuit node 12. Only when the supply voltage does not allow this voltage difference, the signal level B remains constant, while the level C, which describes the voltage value at the control input of the actuator 11 of the auxiliary controller, goes to 0 volts.
  • the full supply voltage is applied to the gate of the transistor.
  • the curve D describes the regulated voltage at the output 2 of the circuit.
  • the graph after FIG. 5 accordingly occupies the effective limitation of the voltage drop across the output stage 3.
  • FIG. 6 shows the course of the supply voltage from 0 volts high to 2.5 volts and back again over the time axis t in the circuit arrangement of FIG. 1 ,
  • the supply voltage is superimposed on a fault with an amplitude of 100 mV. It can be seen that at the regulated output voltage D, the value of this disturbance is reduced to 1 mV.
  • the graph of FIG. 6 the good PSRR properties, that is the good suppression of disturbances on the supply voltage, which is caused by the present principle of voltage regulation.
  • FIG. 7 clearly, which an enlarged detail of the graph of FIG. 6 with higher resolution of the time axis.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Electromagnetism (AREA)
  • General Physics & Mathematics (AREA)
  • Radar, Positioning & Navigation (AREA)
  • Automation & Control Theory (AREA)
  • Continuous-Control Power Sources That Use Transistors (AREA)

Claims (10)

  1. Montage de régulation de la tension, comprenant
    - une borne ( 1 ) d'entrée d'application d'une tension d'alimentation,
    - une borne ( 2 ) de sortie de prélèvement d'une tension ( D ) de sortie,
    - un étage ( 3 ) de sortie, qui comprend une entrée de commande et une section commandée ayant une première et une deuxième borne de charge, la première borne de charge étant couplée à la borne ( 1 ) d'entrée du circuit et la deuxième borne de charge étant reliée à la borne ( 2 ) de sortie du circuit et étant couplée à une borne ( 8 ) de potentiel de référence par une charge ( 9, 10 ) électrique,
    - un générateur ( 5 ) de référence, qui donne à sa sortie un potentiel de référence,
    - un comparateur ( 4 ), qui comprend une première entrée reliée au générateur ( 5 ) de référence, une deuxième entrée couplée à la borne ( 2 ) de sortie du montage pour réguler la tension de sortie et une sortie reliée à l'entrée de commande de l'étage ( 3 ) de sortie,
    caractérisé en ce que
    le montage a, pour la régulation de la tension,
    - un régulateur ( 11, 12, 13, 14 ) auxiliaire de limitation de la tension chutant aux bornes de l'étage de sortie et comprenant un organe ( 11 ) de réglage, qui comprend une entrée de commande et une section commandée ayant une première et une deuxième borne de charge, la première borne de charge étant couplée à la borne ( 1 ) d'entrée du montage, la deuxième borne de charge étant couplée à la borne d'entrée de l'étage ( 3 ) de sortie en un noeud ( 12 ) de circuit, le régulateur auxiliaire comprenant un autre comparateur ( 13 ) ayant une entrée de valeur de consigne couplée à l'entrée de commande de l'étage ( 3 ) de sortie, une entrée de valeur réelle couplée au noeud ( 12 ) de circuit et une sortie ( C ) couplée à l'entrée de commande l'organe ( 11 ) de réglage.
  2. Montage suivant la revendication 1,
    caractérisé en ce que
    pour coupler l'entrée de valeur de consigne du comparateur ( 13 ) du régulateur auxiliaire à l'entrée de commande de l'étage ( 3 ) de sortie, il est prévu une source ( 14 ) de tension de valeur fixe flottante.
  3. Montage suivant la revendication 2,
    caractérisé en ce que
    la source ( 14 ) de tension à valeur fixe flottante est constituée en batterie flottante.
  4. Montage suivant l'une des revendications 1 à 3,
    caractérisé en ce que
    l'étage ( 3 ) de sortie comprend un transistor MOS.
  5. Montage suivant l'une des revendications 1 à 4,
    caractérisé en ce que
    l'organe ( 11 ) de réglage du régulateur auxiliaire est constitué en transistor MOS.
  6. Montage suivant l'une des revendications 1 à 5,
    caractérisé en ce que
    pour coupler la borne ( 2 ) de sortie du montage à la deuxième entrée du comparateur ( 4 ) il est prévu un diviseur ( 6, 7 ) de tension.
  7. Montage suivant l'une des revendications 1 à 6,
    caractérisé en ce que
    le comparateur ( 4 ) du montage et l'autre comparateur ( 13 ) du régulateur auxiliaire sont constitués, respectivement, en amplificateurs opérationnels.
  8. Montage suivant l'une des revendications 1 à 7,
    caractérisé
    en ce qu'il est prévu pour l'alimentation en tension du générateur de référence un autre circuit ( 22 à 28 ) de régulation, comprenant
    - un organe ( 22 ) de réglage ayant une entrée de commande et une section commandée, qui relie la borne ( 1 ) d'entrée du montage à une sortie ( 24 ) de l'autre circuit de régulation et qui couple à une borne ( 16 ) d'alimentation du générateur ( 5 ) de référence et
    - un comparateur ( 23 ) ayant une première entrée qui est couplée à la sortie ( 15 ) du générateur ( 5 ) de référence, une deuxième entrée qui est couplée à la sortie ( 24 ) de l'autre circuit de régulation et une sortie qui est reliée à l'entrée ( 16 ) du générateur ( 5 ) de référence.
  9. Montage suivant la revendication 8,
    caractérisé
    en ce qu'il est prévu un commutateur ( 27 ) ayant une première entrée qui est reliée à la borne ( 1 ) d'entrée du circuit, une deuxième entrée qui est raccordée à la sortie ( 24 ) de l'autre circuit de régulation et une sortie qui est raccordée à l'entrée ( 16 ) du générateur ( 5 ) de référence.
  10. Montage suivant la revendication 9,
    caractérisé
    en ce qu'il est prévu un comparateur ( 28 ) ayant une première entrée qui est raccordée à la sortie ( 24 ) de l'autre circuit de régulation, une deuxième entrée qui est reliée à la sortie ( 15 ) du générateur ( 5 ) de référence et une sortie qui est raccordée à une entrée de commande du commutateur ( 27 ) pour envoyer une instruction de commutation.
EP03722220A 2002-04-05 2003-03-17 Circuit de regulation de tension Expired - Fee Related EP1493070B1 (fr)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
DE10215084A DE10215084A1 (de) 2002-04-05 2002-04-05 Schaltungsanordnung zur Spannungsregelung
DE10215084 2002-04-05
PCT/DE2003/000860 WO2003085475A2 (fr) 2002-04-05 2003-03-17 Circuit de regulation de tension

Publications (2)

Publication Number Publication Date
EP1493070A2 EP1493070A2 (fr) 2005-01-05
EP1493070B1 true EP1493070B1 (fr) 2008-11-05

Family

ID=28684778

Family Applications (1)

Application Number Title Priority Date Filing Date
EP03722220A Expired - Fee Related EP1493070B1 (fr) 2002-04-05 2003-03-17 Circuit de regulation de tension

Country Status (4)

Country Link
US (1) US6989660B2 (fr)
EP (1) EP1493070B1 (fr)
DE (2) DE10215084A1 (fr)
WO (1) WO2003085475A2 (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110515013A (zh) * 2019-07-25 2019-11-29 广东浪潮大数据研究有限公司 一种抗电强度测试方法、系统及服务器电源

Families Citing this family (35)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101056737B1 (ko) 2004-09-20 2011-08-16 삼성전자주식회사 내부 전원 전압을 발생하는 장치
JP4970759B2 (ja) 2004-09-20 2012-07-11 三星電子株式会社 電流消耗が減少した内部電源電圧発生器
EP1669831A1 (fr) * 2004-12-03 2006-06-14 Dialog Semiconductor GmbH Étape de sortie d'un régulateur de voltage avec transistors MOS à basse tension
JP2007014176A (ja) * 2005-07-04 2007-01-18 Fujitsu Ltd 多電源供給回路および多電源供給方法
JP5088134B2 (ja) * 2005-09-28 2012-12-05 日本電気株式会社 信号測定装置
EP1811654A1 (fr) * 2006-01-20 2007-07-25 Stmicroelectronics SA Configuration de commutateurs de rétroaction d'un amplificateur à taux de réjection du bruit d'alimentation amélioré
EP1811653A1 (fr) * 2006-01-20 2007-07-25 Stmicroelectronics SA Configuration d'interrupteur d'entrée d'amplificateur avec PSRR amélioré
EP1837983A1 (fr) * 2006-03-24 2007-09-26 STMicroelectronics S.r.l. Dispositif de contrôle d'un régulateur de tension à découpage
US20070236275A1 (en) * 2006-04-07 2007-10-11 Mellanox Technologies Ltd. Global Reference Voltage Distribution System With Local Reference Voltages Referred to Ground And Supply
US7656145B2 (en) * 2007-06-19 2010-02-02 O2Micro International Limited Low power bandgap voltage reference circuit having multiple reference voltages with high power supply rejection ratio
DE102007031054B4 (de) 2007-07-04 2018-08-02 Texas Instruments Deutschland Gmbh Referenzspannungsgenerator mit Bootstrap-Effekt
KR101154894B1 (ko) * 2007-08-21 2012-06-18 삼성전자주식회사 스위칭 전원장치 및 그 제어방법
TW200910050A (en) * 2007-08-22 2009-03-01 Faraday Tech Corp Bandgap reference circuit
US7548051B1 (en) * 2008-02-21 2009-06-16 Mediatek Inc. Low drop out voltage regulator
US8040115B2 (en) 2009-08-04 2011-10-18 International Business Machines Corporation Multiple branch alternative element power regulation
US8791674B2 (en) * 2010-07-16 2014-07-29 Analog Devices, Inc. Voltage regulating circuit and a method for producing a regulated DC output voltage from an unregulated DC input voltage
TW201218631A (en) * 2010-10-19 2012-05-01 Analog Integrations Corp Bootstrap circuit without a regulator and a diode
TWI484743B (zh) * 2011-04-26 2015-05-11 Mstar Semiconductor Inc 以低壓驅動之升壓電路與相關方法
CN103163926B (zh) * 2011-12-15 2014-11-05 无锡中星微电子有限公司 高精度低压差电压调节器
US8760131B2 (en) * 2012-01-06 2014-06-24 Micrel, Inc. High bandwidth PSRR power supply regulator
CN103257662B (zh) * 2012-03-14 2014-12-24 美芯晟科技（北京）有限公司 线性恒流调制电路
US9385587B2 (en) * 2013-03-14 2016-07-05 Sandisk Technologies Llc Controlled start-up of a linear voltage regulator where input supply voltage is higher than device operational voltage
US9671801B2 (en) * 2013-11-06 2017-06-06 Dialog Semiconductor Gmbh Apparatus and method for a voltage regulator with improved power supply reduction ratio (PSRR) with reduced parasitic capacitance on bias signal lines
US11095216B2 (en) * 2014-05-30 2021-08-17 Qualcomm Incorporated On-chip dual-supply multi-mode CMOS regulators
US9348346B2 (en) * 2014-08-12 2016-05-24 Freescale Semiconductor, Inc. Voltage regulation subsystem
US9831764B2 (en) 2014-11-20 2017-11-28 Stmicroelectronics International N.V. Scalable protection voltage generator
US9891646B2 (en) * 2015-01-27 2018-02-13 Qualcomm Incorporated Capacitively-coupled hybrid parallel power supply
FR3032309B1 (fr) * 2015-02-02 2017-06-23 St Microelectronics Alps Sas Circuit de regulation de tension adapte aux fortes et faibles puissances
JP6491520B2 (ja) * 2015-04-10 2019-03-27 ローム株式会社 リニア電源回路
US9958891B1 (en) * 2015-05-26 2018-05-01 Arrowhead Center, Inc. High-voltage micro-ampere current regulator
DE102015118905B4 (de) * 2015-11-04 2018-08-30 Infineon Technologies Ag Spannungsregler
US10663993B2 (en) * 2016-07-15 2020-05-26 Qualcomm Incorporated Low-dropout regulator with band-reject power supply rejection ratio for phase locked loop voltage controlled oscillator
DE102018200668A1 (de) * 2018-01-17 2019-07-18 Robert Bosch Gmbh Schaltung zum Erkennen von Schaltungsdefekten und zur Vermeidung von Überspannungen in Reglern
US11669115B2 (en) * 2021-08-27 2023-06-06 Taiwan Semiconductor Manufacturing Company, Ltd. LDO/band gap reference circuit
CN113721689A (zh) * 2021-09-08 2021-11-30 无锡力芯微电子股份有限公司 提升电源抑制比的电源稳压芯片

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4622511A (en) * 1985-04-01 1986-11-11 Raytheon Company Switching regulator
IT1227731B (it) * 1988-12-28 1991-05-06 Sgs Thomson Microelectronics Stabilizzatore di tensione a bassissima caduta di tensione, atto a sopportare transitori di tensione elevata
JP2714620B2 (ja) 1988-12-29 1998-02-16 コニカ株式会社 写真要素及びその製造方法
JP3122239B2 (ja) * 1992-07-23 2001-01-09 株式会社東芝 半導体集積回路
US5412308A (en) * 1994-01-06 1995-05-02 Hewlett-Packard Corporation Dual voltage power supply
US5629609A (en) * 1994-03-08 1997-05-13 Texas Instruments Incorporated Method and apparatus for improving the drop-out voltage in a low drop out voltage regulator
US5864225A (en) * 1997-06-04 1999-01-26 Fairchild Semiconductor Corporation Dual adjustable voltage regulators
US5991168A (en) * 1998-05-05 1999-11-23 Lucent Technologies Inc. Transient response network, method of diverting energy in a multiple output power converter and a power converter employing the same

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110515013A (zh) * 2019-07-25 2019-11-29 广东浪潮大数据研究有限公司 一种抗电强度测试方法、系统及服务器电源

Also Published As

Publication number Publication date
EP1493070A2 (fr) 2005-01-05
DE50310741D1 (de) 2008-12-18
DE10215084A1 (de) 2003-10-30
WO2003085475A2 (fr) 2003-10-16
US6989660B2 (en) 2006-01-24
WO2003085475A3 (fr) 2003-11-27
US20050110477A1 (en) 2005-05-26

Similar Documents

Publication Publication Date Title
EP1493070B1 (fr) Circuit de regulation de tension
DE102006031549B4 (de) Verfahren zum Betreiben einer Hochfahrschaltung für eine Bandabstandsreferenzschaltung, Verfahren zum Unterstützen des Hochfahrens einer Bandabstandsreferenzschaltung und elektronische Schaltung zur Durchführung der Verfahren
DE60131868T2 (de) Konfigurierbarer leistungsverstärker und vorspannungsregelung
DE4034371C1 (fr)
DE69934629T2 (de) Differenzverstärker
DE112018000837T5 (de) Programmierbarer Versorgungsgenerator
DE10119858A1 (de) Spannungsregler
EP0952661B1 (fr) Circuit pour une pompe de charge et régulateur de tension comportant un tel circuit
DE102005058432A1 (de) Schaltungsanordnung zur Spannungsauswahl und Verfahren zum Betrieb einer Schaltungsanordnung zur Spannungsauswahl
EP1321843B1 (fr) Circuit de source de courant
DE10110273A1 (de) Spannungsgenerator mit Standby-Betriebsart
DE10142707A1 (de) Mehrstufiger Differenzverstärker mit CMFB-Schaltkreis
DE102006007479B4 (de) Shunt-Regler
DE60209482T2 (de) Gepufferte strom-gegengekoppelte stromversorgung und anwendungen hiervon
DE19813707C2 (de) Spannungspegelumformschaltung
US5506495A (en) Step-down circuit with stabilized internal power-supply
EP1523703B1 (fr) Circuit de reference largeur de bande interdite
DE102023112314A1 (de) Schaltung zur Kantenerkennung
EP1481469B1 (fr) Circuit utilise pour la production d'un courant de reference et un montage d'oscillateur contenant ce circuit
DE4242989C1 (de) Spannungsregler
DE102006054547B4 (de) Chip mit einer Schaltungsanordnung zur Spannungsregelung
EP1649587A1 (fr) Ensemble circuit de regulation de tension et procede permettant de faire fonctionner ledit circuit
DE19630111C1 (de) Vorrichtungen zur selbstjustierenden Arbeitspunkteinstellung in Verstärkerschaltungen mit Neuron-MOS-Transistoren
EP1437638B1 (fr) Circuit pour générer une tension d' alimentation
EP3741020B1 (fr) Circuit électrique pour alimenter un consommateur à partir de différentes sources de tension

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20041007

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LI LU MC NL PT RO SE SI SK TR

AX Request for extension of the european patent

Extension state: AL LT LV MK

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE FR GB

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

Free format text: NOT ENGLISH

REF Corresponds to:

Ref document number: 50310741

Country of ref document: DE

Date of ref document: 20081218

Kind code of ref document: P

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20090806

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20090317

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

Effective date: 20091130

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20091123

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20090317

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20160512

Year of fee payment: 14

REG Reference to a national code

Ref country code: DE

Ref legal event code: R119

Ref document number: 50310741

Country of ref document: DE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20171003