EP1482663A1 - Testverfahren eines optoelektrischen Wandlers - Google Patents
Testverfahren eines optoelektrischen Wandlers Download PDFInfo
- Publication number
- EP1482663A1 EP1482663A1 EP04001825A EP04001825A EP1482663A1 EP 1482663 A1 EP1482663 A1 EP 1482663A1 EP 04001825 A EP04001825 A EP 04001825A EP 04001825 A EP04001825 A EP 04001825A EP 1482663 A1 EP1482663 A1 EP 1482663A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- optical
- input signal
- converter
- duty cycle
- testing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B10/00—Transmission systems employing electromagnetic waves other than radio-waves, e.g. infrared, visible or ultraviolet light, or employing corpuscular radiation, e.g. quantum communication
- H04B10/07—Arrangements for monitoring or testing transmission systems; Arrangements for fault measurement of transmission systems
Definitions
- the invention concerns a method of testing an optical electrical converter which receives an optical input signal and provides an electrical output signal.
- Such converters are typically employed in broadband high speed optical data communication networks which have found widespread use in transmitting audio and video data.
- Optical electrical converters are components that vary its electrical output signal dependent on optical input signal, e.g. photo resistors, photo diodes or photo transistors. They are typically manufactured as highly integrated semiconductor components with a highly complex procedure that allows production of high volumes at low costs. The manufacturing process due to its complexity often produces failure rates in the range of 0.5% to 5%. Consequently, each component is tested before being sold by applying a test signal and monitoring the output signal to determine whether it lies in a given tolerance range.
- the conventional performance test is insufficient insofar as certain failures in the converter only appear in a combination of special environmental conditions.
- to do performance tests by applying various environmental influences e.g. temperature variations
- the invention provides a method of testing an optical electrical converter as set forth in claim 1.
- the invention is based on the idea of applying input signals with a parameter that is out of the specified application range. By doing so, the device under test (DUT) is forced to exhibit results that do not occur under normal environmental conditions. More specifically, when applying an input signal, which is "beyond the limits" of normal application range, the internal point of operation of the DUT is shifted to the extreme and will possibly even exhibit a failure mechanism. Thus, by evaluating the results, it is possible to distinguish between good devices and failure devices, as the performance of good and bad converters differ significantly from each other.
- the input signal parameter is the duty cycle of the optical input signal.
- a fixed duty cycle value which is used in actual operation of the converter (e.g. close to 50%)
- a lower or higher duty cycle out of the application range defined by the limits of normal operation are applied to the device under test.
- the optical input signal is a modulated signal with a non-modulated component superimposed.
- the internal balancing of the DUT is shifted according to the level of non-modulated light.
- the performance of the DUT exhibits similar effects as a variation of the duty cycle out of the normal specified application range.
- an evaluation step of the result considers the distortion (e.g. timing distortion) and/or the noise of the output signal.
- the evaluation step includes a comparison of the output signal with at least one nominal value or a given tolerance range.
- optical input signals with two different duty cycles are applied to the DUT and the output signals in response thereto are evaluated.
- the duty cycle either by a predetermined pattern or dynamically and evaluating the output signals, it is already possible to distinguish good from bad components, as the output signals of each converter under test will be affected by this stimulation.
- Figure 1 shows an optical electrical converter 100, which is used as a component in optical data bus systems for audio and video transmission.
- optical data networks have found widespread use and are typically standardized, such as IEEE 1394, D2B Optical , BYTEFLIGHT, FLEXRAY, MOST or SPDIF.
- the converter 100 is exemplarily shown with the dashed line and includes a photo diode 101.
- the photo diode 101 receives a positive voltage V cc and generates an input current I in to flow when an optical input signal is received by its photo sensitive surface.
- the input current I in is subsequently converted in a current/voltage converter 103 before being applied to the negative input of an operational amplifier with feedback resistor 106 and input resistor 107.
- the output of the operational amplifier is applied to an analog/digital converter 105 for outputting a digital signal.
- the internal analog signals can not be accessed externally.
- the converter is connected to a decoder or CPU 108.
- a typical testing arrangement includes a store-and-evaluation unit 109 to determine whether the actual converter under test is a good part or failure part.
- Figure 2 illustrates the steps of a testing method under application of an input signal with a parameter that is out of the normal application range. More specifically, an input signal is applied to the DUT with a parameter that is out of a specified application range being defined by the limits of normal operation characteristics of the converter (step 201). For example, the specified range for a normal operation for the duty cycle could be 45% to 55%. In this case, a signal having a low or high duty cycle out of the specified range, e.g. 30% or 70% could be applied, as illustrated in Figure 5 described below.
- the respective output signal of the converter is stored and evaluated in step 202.
- the timing distortion or the noise contained in the output signal could be stored and compared with at least one nominal value for a give tolerance range.
- the internal balancing mechanism of the converter will be influenced such that it exhibits a significant difference in the performance of good and bad parts. This allows to separate good from bad parts very easily (step 203) without the need for applying environmental influences, such as temperature variations, in a specific combination.
- FIG 3 a variant of the testing method is shown.
- an input signal with a parameter out of the application range is applied to the DUT
- an input signal with a superimposed non-modulated component is applied to the converter in step 301.
- This achieves a similar effect as the application of an input signal "beyond the limits" of normal operation, namely resulting in a shift of the internal balancing of the device according to the level of the non-modulated optical input signal. Consequently, after evaluation of the output signal (step 302) the result of the testing procedure may be easily determined in step 303.
- Figure 4 illustrates a testing procedure involving a modification of the duty cycle of the input signal. Whereas conventional methods only apply a test procedure with a fixed duty cycle close to that used in actual operation, the duty cycle is at least varied once.
- step 402 Upon initial set of the duty cycle of the input signal in step 401, in a first evaluation step, it is checked whether the output signal lies within an allowable tolerance range (step 402). If the result is already negative, it is determined that a failure has been detected in the DUT. In case the output signal is within the allowable range, the duty cycle of the input signal is modified as indicated in step 403. Subsequently, it is again checked whether the output signal lies within the allowable tolerance range (step 404). In the event that the result is negative, i.e. that the output signal is outside the tolerance range, the DUT is determined to be a bad part. Finally, it is checked whether all parameters have been tested in step 405. If so, it is decided that the DUT is a good part, otherwise the procedure reiterates the steps 403 to 405.
- Figure 5 shows in the upper half an example for a duty cycle and the specified application range defined by the limits of normal operation. More specifically, the duty cycle is close to 50% with a variation of 5%.
- the input signals of the test procedure, according to the invention are shown.
- the duty cycle takes either a low or high value (for instance 30% and 70%, respectively) that is clearly outside of the specified application range.
- Such extreme settings of the duty cycle of the input signal will not damage the converter but influence the internal balancing mechanism in a way that the difference in performance between good and bad parts will be immediately apparent. Consequently, quick and reliable testing of the converters can be performed without applying a combination of environmental conditions.
Landscapes
- Physics & Mathematics (AREA)
- Electromagnetism (AREA)
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Analogue/Digital Conversion (AREA)
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
- Testing Electric Properties And Detecting Electric Faults (AREA)
- Testing Of Individual Semiconductor Devices (AREA)
- Light Receiving Elements (AREA)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE2003607601 DE60307601T2 (de) | 2003-05-05 | 2003-05-05 | Testverfahren eines optoelektrischen Wandlers |
AT04001825T ATE336835T1 (de) | 2003-05-05 | 2003-05-05 | Testverfahren eines optoelektrischen wandlers |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP03010145A EP1475907B1 (de) | 2003-05-05 | 2003-05-05 | Opto-elektrisches Umsetzerprüfungsverfahren |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP03010145A Division EP1475907B1 (de) | 2003-05-05 | 2003-05-05 | Opto-elektrisches Umsetzerprüfungsverfahren |
Publications (2)
Publication Number | Publication Date |
---|---|
EP1482663A1 true EP1482663A1 (de) | 2004-12-01 |
EP1482663B1 EP1482663B1 (de) | 2006-08-16 |
Family
ID=32981812
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP03010145A Expired - Lifetime EP1475907B1 (de) | 2003-05-05 | 2003-05-05 | Opto-elektrisches Umsetzerprüfungsverfahren |
EP04001825A Expired - Lifetime EP1482663B1 (de) | 2003-05-05 | 2003-05-05 | Testverfahren eines optoelektrischen Wandlers |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP03010145A Expired - Lifetime EP1475907B1 (de) | 2003-05-05 | 2003-05-05 | Opto-elektrisches Umsetzerprüfungsverfahren |
Country Status (4)
Country | Link |
---|---|
EP (2) | EP1475907B1 (de) |
JP (1) | JP2004343107A (de) |
AT (1) | ATE304246T1 (de) |
DE (1) | DE60301558T2 (de) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2007071596A1 (de) * | 2005-12-21 | 2007-06-28 | Robert Bosch Gmbh | Verfahren, multimedia-einrichtung zum senden und/oder empfangen von multimedia-daten über ein datenübertragungssystem und gateway zum anschluss einer multimedia-einrichtung an ein datenübertragungssystem gemäss dem flexray-standard |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP3923005B1 (de) * | 2020-06-11 | 2024-08-07 | NXP USA, Inc. | Selbsttest von einem arbeitszyklusdetektor |
CN116205637B (zh) * | 2023-05-04 | 2023-07-21 | 广东须臾科技有限公司 | 基于物联网与工业大数据的智能工厂管理系统 |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS573443A (en) * | 1980-06-09 | 1982-01-08 | Toshiba Corp | Measuring device of nonlinear distortion for optical receiver |
US5652668A (en) * | 1993-02-04 | 1997-07-29 | International Business Machines Corporation | Automated system, and corresponding method, for determining average optical output power of electro-optic modules |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01267473A (ja) * | 1988-04-19 | 1989-10-25 | Nec Corp | 集積回路試験回路 |
JPH06249922A (ja) * | 1993-02-24 | 1994-09-09 | Matsushita Electric Ind Co Ltd | デューティサイクル制御装置 |
JPH09264780A (ja) * | 1996-03-29 | 1997-10-07 | Ando Electric Co Ltd | 光検出器の直線性試験装置 |
JP2003149287A (ja) * | 2001-11-07 | 2003-05-21 | Sony Corp | 半導体集積回路の検査方法及び検査装置 |
-
2003
- 2003-05-05 DE DE60301558T patent/DE60301558T2/de not_active Expired - Lifetime
- 2003-05-05 EP EP03010145A patent/EP1475907B1/de not_active Expired - Lifetime
- 2003-05-05 AT AT03010145T patent/ATE304246T1/de not_active IP Right Cessation
- 2003-05-05 EP EP04001825A patent/EP1482663B1/de not_active Expired - Lifetime
-
2004
- 2004-04-30 JP JP2004136821A patent/JP2004343107A/ja active Pending
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS573443A (en) * | 1980-06-09 | 1982-01-08 | Toshiba Corp | Measuring device of nonlinear distortion for optical receiver |
US5652668A (en) * | 1993-02-04 | 1997-07-29 | International Business Machines Corporation | Automated system, and corresponding method, for determining average optical output power of electro-optic modules |
Non-Patent Citations (1)
Title |
---|
PATENT ABSTRACTS OF JAPAN vol. 006, no. 060 (E - 102) 17 April 1982 (1982-04-17) * |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2007071596A1 (de) * | 2005-12-21 | 2007-06-28 | Robert Bosch Gmbh | Verfahren, multimedia-einrichtung zum senden und/oder empfangen von multimedia-daten über ein datenübertragungssystem und gateway zum anschluss einer multimedia-einrichtung an ein datenübertragungssystem gemäss dem flexray-standard |
Also Published As
Publication number | Publication date |
---|---|
ATE304246T1 (de) | 2005-09-15 |
EP1475907A1 (de) | 2004-11-10 |
DE60301558T2 (de) | 2006-06-29 |
EP1482663B1 (de) | 2006-08-16 |
JP2004343107A (ja) | 2004-12-02 |
DE60301558D1 (de) | 2005-10-13 |
EP1475907B1 (de) | 2005-09-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100305925B1 (ko) | 차량의네트워크시스템내각부재(마이크로컴퓨터)접지를검사하는방법및그장치 | |
JP4689125B2 (ja) | 自動試験装置における改良試験及び較正回路及び方法 | |
US7471092B2 (en) | Test apparatus and test method | |
US7895366B2 (en) | Information transmission device and information transmission method | |
US8378707B2 (en) | Evaluation of an output signal of a device under test | |
US7136773B2 (en) | Testing apparatus and testing method | |
US10884069B2 (en) | Control area network (CAN) bus fault detection | |
US6653893B2 (en) | Voltage margin testing of a transmission line analog signal using a variable offset comparator in a data receiver circuit | |
US7728601B2 (en) | Method of inspecting electronic circuit | |
EP1475907B1 (de) | Opto-elektrisches Umsetzerprüfungsverfahren | |
US6734759B2 (en) | Droop compensation filter having high pass characteristic | |
US6999013B1 (en) | Built-in real-time digital non-linearity measurement device and method for analog to digital converters | |
JP4179883B2 (ja) | 終端抵抗装置、データ伝送装置及び終端抵抗回路の検査方法 | |
US7808291B2 (en) | Jitter generating circuit | |
EP1530052A2 (de) | Diagnoseverfahren für physikalische Fehler eines CAN-Netzwerks in einem Wagen | |
US8305099B2 (en) | High speed full duplex test interface | |
US20180024191A1 (en) | Integrated circuit structure | |
CN118611837B (zh) | 一种基于服务器的测试PCIe链路质量的方法 | |
CN109115247B (zh) | 用于监控传感器与连接器之间的连接的系统和方法 | |
US11810639B2 (en) | Test method and test system | |
US20230362350A1 (en) | Image sensor test system | |
US20220187352A1 (en) | Connection test device and method for checking an intermittent impedance variation | |
KR100883500B1 (ko) | 피검사 장치의 출력 신호 평가 방법 및 시스템과, 컴퓨터 판독가능 저장 매체 | |
US20040070403A1 (en) | Addressable open connector test circuit | |
CN118714037A (zh) | 一种绝对值型编码器组网测试方法及系统 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
AC | Divisional application: reference to earlier application |
Ref document number: 1475907 Country of ref document: EP Kind code of ref document: P |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LI LU MC NL PT RO SE SI SK TR |
|
AX | Request for extension of the european patent |
Extension state: AL LT LV MK |
|
17P | Request for examination filed |
Effective date: 20050601 |
|
AKX | Designation fees paid |
Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LI LU MC NL PT RO SE SI SK TR |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AC | Divisional application: reference to earlier application |
Ref document number: 1475907 Country of ref document: EP Kind code of ref document: P |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LI LU MC NL PT RO SE SI SK TR |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: RO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20060816 Ref country code: IT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT;WARNING: LAPSES OF ITALIAN PATENTS WITH EFFECTIVE DATE BEFORE 2007 MAY HAVE OCCURRED AT ANY TIME BEFORE 2007. THE CORRECT EFFECTIVE DATE MAY BE DIFFERENT FROM THE ONE RECORDED. Effective date: 20060816 Ref country code: CH Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20060816 Ref country code: LI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20060816 Ref country code: CZ Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20060816 Ref country code: AT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20060816 Ref country code: BE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20060816 Ref country code: NL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20060816 Ref country code: FI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20060816 Ref country code: SI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20060816 Ref country code: SK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20060816 |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: EP |
|
REG | Reference to a national code |
Ref country code: IE Ref legal event code: FG4D |
|
REF | Corresponds to: |
Ref document number: 60307601 Country of ref document: DE Date of ref document: 20060928 Kind code of ref document: P |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: BG Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20061116 Ref country code: SE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20061116 Ref country code: DK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20061116 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: ES Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20061127 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: PT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20070116 |
|
NLV1 | Nl: lapsed or annulled due to failure to fulfill the requirements of art. 29p and 29m of the patents act | ||
ET | Fr: translation filed | ||
REG | Reference to a national code |
Ref country code: CH Ref legal event code: PL |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed |
Effective date: 20070518 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MC Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20070531 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20061117 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20070507 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: EE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20060816 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: LU Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20070505 Ref country code: CY Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20060816 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: HU Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20070217 Ref country code: TR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20060816 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20130530 Year of fee payment: 11 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 20130606 Year of fee payment: 11 Ref country code: IT Payment date: 20130523 Year of fee payment: 11 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 20140527 Year of fee payment: 12 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R119 Ref document number: 60307601 Country of ref document: DE |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: ST Effective date: 20150130 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20141202 Ref country code: IT Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20140505 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FR Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20140602 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R079 Ref document number: 60307601 Country of ref document: DE Free format text: PREVIOUS MAIN CLASS: H04B0010158000 Ipc: H04B0010660000 |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 20150505 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20150505 |