EP1473847B1 - Circuit de commutation et partie haute frequence composite - Google Patents

Circuit de commutation et partie haute frequence composite Download PDF

Info

Publication number
EP1473847B1
EP1473847B1 EP03734896A EP03734896A EP1473847B1 EP 1473847 B1 EP1473847 B1 EP 1473847B1 EP 03734896 A EP03734896 A EP 03734896A EP 03734896 A EP03734896 A EP 03734896A EP 1473847 B1 EP1473847 B1 EP 1473847B1
Authority
EP
European Patent Office
Prior art keywords
circuit
switch
gsm
port
inductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
EP03734896A
Other languages
German (de)
English (en)
Other versions
EP1473847A1 (fr
EP1473847A4 (fr
Inventor
Shigeru Kemmochi
Mitsuhiro Watanabe
Keisuke Fukamachi
Hiroyuki Tai
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Proterial Ltd
Original Assignee
Hitachi Metals Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Metals Ltd filed Critical Hitachi Metals Ltd
Publication of EP1473847A1 publication Critical patent/EP1473847A1/fr
Publication of EP1473847A4 publication Critical patent/EP1473847A4/fr
Application granted granted Critical
Publication of EP1473847B1 publication Critical patent/EP1473847B1/fr
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/005—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission adapting radio receivers, transmitters andtransceivers for operation on two or more bands, i.e. frequency ranges
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01P—WAVEGUIDES; RESONATORS, LINES, OR OTHER DEVICES OF THE WAVEGUIDE TYPE
    • H01P1/00—Auxiliary devices
    • H01P1/10—Auxiliary devices for switching or interrupting
    • H01P1/15—Auxiliary devices for switching or interrupting by semiconductor devices
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/38—Transceivers, i.e. devices in which transmitter and receiver form a structural unit and in which at least one part is used for functions of transmitting and receiving
    • H04B1/40—Circuits
    • H04B1/44—Transmit/receive switching
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/38—Transceivers, i.e. devices in which transmitter and receiver form a structural unit and in which at least one part is used for functions of transmitting and receiving
    • H04B1/40—Circuits
    • H04B1/44—Transmit/receive switching
    • H04B1/48—Transmit/receive switching in circuits for connecting transmitter and receiver to a common transmission path, e.g. by energy of transmitter
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/38—Transceivers, i.e. devices in which transmitter and receiver form a structural unit and in which at least one part is used for functions of transmitting and receiving
    • H04B1/40—Circuits
    • H04B1/403—Circuits using the same oscillator for generating both the transmitter frequency and the receiver local oscillator frequency
    • H04B1/406—Circuits using the same oscillator for generating both the transmitter frequency and the receiver local oscillator frequency with more than one transmission mode, e.g. analog and digital modes

Definitions

  • the present invention relates to a switch circuit for a multi-band mobile phone, which has a capable of making communications in plural systems, and a high-frequency composite part comprising it.
  • GSM extended global system for mobile communications
  • DCS digital cellular system
  • GSM 850 global system for mobile communications 850
  • GSM 1900 global system for mobile communications 1900
  • PDC personal digital cellular system
  • a user should conventionally have a mobile phone capable of communicating in plural systems.
  • a high-frequency part used in such a mobile phone the inventors proposed a high-frequency switch module for switching transmitting circuits and receiving circuits in different communication systems ( WO 00/55983 ).
  • the high-frequency switch module of WO 00/55983 comprises first and second filter circuits having different passbands, a switch circuit connected to the first filter circuit for switching a transmitting circuit and a receiving circuit of a communication system A, and a switch circuit connected to the second filter circuit for switching transmitting circuits of communication systems B, C, a receiving circuit of a communication system B and a receiving circuit of a communication system C.
  • the first and second filter circuits function as circuits for branching a received signal of the communication system A and received signals of the communication systems B, C.
  • the switch circuit is a diode switch comprising a diode and a transmission line as main elements, and any one of pluralities of communication systems A, B, C is selected by controlling the diode in an ON or OFF state by applying voltage from a control circuit, thereby switching the antenna and transmitting circuits and receiving circuits of the communication systems A, B, C.
  • GSM corresponds to the EGSM
  • DCS 1800 corresponds to the GSM 1800
  • PCS corresponds to the GSM 1900.
  • Table 1 shows transmitting frequency and receiving frequency of each communication system.
  • Table 1 Communication System Transmitting Frequency (MHz) Receiving Frequency (MHz) EGSM 880 to 915 925 to 960
  • JP 2000-165288 A , JP 2001-44885 A and JP 2002-171195 A disclose high-frequency composite parts used in pluralities of different communication systems.
  • GSM 1800 and GSM 1900 among communication systems handled by such high-frequency composite parts, it is appreciated that the transmitting frequency of GSM 1900 overlaps the receiving frequency of GSM 1800 in a range of 1850 MHz to 1880 MHz.
  • This high-frequency switch module selects a transmitting mode of GSM 1800/GSM 1900, a receiving mode of GSM 1800, and a receiving mode of GSM 1900, by controlling voltage applied from control terminals as shown in Table 2.
  • Table 2 Mode VC2 VC3 GSM 1800 TX (Transmitting) V+ 0 GSM 1900 TX (Transmitting) V+ 0 GSM 1800 RX (Receiving) 0 0 GSM 1900 RX (Receiving) 0 V+
  • a transmission line ld3 has such proper length that its resonance frequency is in a frequency range (1710 MHz to 1910 MHz) of transmitting signals of GSM 1800 and GSM 1900, and grounded through the diode DD2 in an ON state and a capacitor cd4 for resonance.
  • impedance is large (ideally infinitive) when the receiving circuits of GSM 1800 and GSM 1900 are viewed from the connection point IP2. Accordingly, transmitting signals sent from the transmitting circuit of GSM 1800 and GSM 1900 are sent to an antenna via the second filter circuit without leaking to the receiving circuit. At this time, the diodes DP1, DP2 are controlled in an OFF state.
  • part of the transmitting signals of GSM 1800 and GSM 1900 leak to the receiving circuits of GSM 1800 and GSM 1900 via the transmission line ld3.
  • the resonance frequency may be changed by the unevenness of the capacitance of the capacitor cd4 and a capacitance component parasitic to the transmission line ld3, resulting in further increase in a signal leaking to the receiving circuits of GSM 1800 and GSM 1900.
  • the leak signal does not appear in the receiving circuit of GSM 1900 by isolation when the diode DP1 is in an OFF state.
  • the leak signal appearing in the receiving circuit of GSM 1800 via the transmission line lp2 is removed by a filter circuit (not shown) disposed upstream of the receiving circuit, resulting in substantially no leakage to the receiving circuit of GSM 1800.
  • a leak signal of 1850 MHz to 1880 MHz overlapping the receiving frequency of GSM 1800 among those in a transmitting frequency of GSM 1900 appearing in the receiving circuit of GSM 1800 is supplied to the receiving circuit of GSM 1800 without being removed by the filter circuit, entering into analog-processing ICs constituting an LNA (low-noise amplifier)and a mixer in the receiving circuit and a modulator/demodulator, and thus causing the malfunction of these circuit parts.
  • LNA low-noise amplifier
  • the diodes DP1, DP2, DD1 and DD2 are controlled in an OFF state by applying zero voltage to the control terminals VC2 and VC3.
  • the diode DD1 in an OFF state impedance is large between the connection point IP2 and the transmitting circuit of GSM 1800/GSM 1900.
  • the diode DP1 in an OFF state impedance is large between the connection point IP3 and the receiving circuit of GSM 1900.
  • the connection point IP2 is thus connected to the receiving circuit of GSM 1800 via transmission lines ld3 and lp2.
  • connection point IP2 In the receiving mode in GSM 1900, positive voltage is applied to the control terminal VC3, and zero voltage is applied to the control terminal VC2, to control the diodes DD1, DD2 in an OFF state and the diodes DP1, DP2 in an ON state.
  • the transmission line lp2 has such length that it is resonated at 1930 MHz to 1990 MHz in a frequency range of the received signal of GSM 1900. Accordingly, it is grounded through the diode DP2 in an ON state and the capacitor CP1 for resonance, resulting in large impedance when the receiving circuit of GSM 1800 is viewed from the connection point IP3.
  • the connection point IP2 is thus connected to the receiving circuit of GSM 1900.
  • the diodes DP1, DP2 for switching the receiving circuits of GSM 1800 and GSM 1900 usually have low power consumption and small insertion loss. Such diodes are generally more likely subjected to distortion than diodes with large power consumption in an OFF state. Accordingly, the diodes DP1, DP2 in an OFF state are likely to distort the transmitting signals of GSM 1800, GSM 1900 leaking via the transmission line ld3, thereby generating harmonics having frequencies corresponding to integral multiples of those of these transmitting signals. These harmonics, which are added to the transmitting signals of GSM 1800, GSM 1900, are radiated from the antenna. With respect to such problems, none of WO 00/55983 JP 2000-165288 A , JP 2001-44885 A and JP 2002-171195 A provides any solutions.
  • JP 2001-267956 A discloses a switch circuit in accordance with the pre-characterising part of claim 1.
  • the switch circuit preferably comprises switching elements, inductors and capacitors. There is preferably a capacitor between the first switch and the second switch.
  • the switching elements are constituted by semiconductor elements performing switching operations by changing impedance, such as field-effect transistors, bipolar transistors, PIN diodes, etc.
  • the field-effect transistor is made conductive or non-conductive by changing impedance between a source and a drain by control voltage applied from a gate.
  • the PIN diode is made conductive or non-conductive by changing impedance between an anode and a cathode by control voltage.
  • the inductor is, for instance, a transmission line such as a strip line electrode, a line electrode, etc., a coil, a chip inductor, etc.
  • the capacitor is, for instance, a laminate capacitor constituted by capacitor electrodes, a chip capacitor, etc. These elements may properly be selected depending on demanded requirements.
  • the first inductor is preferably a transmission line having such length that resonance occurs in a receiving frequency range of the second communication system.
  • the first inductor is grounded at high frequencies through the first switching element in an ON state for resonance, and impedance is relatively large in a receiving Frequency of the second communications system, when the fifth port connected to the receiving circuit of the first communication system is viewed from the fourth port. Because impedance is also high in a transmitting frequency of the second communication system, a leak signal from the first switch, which appears in the fourth port is attenuated, thereby making it possible to suppress leakage to the receiving circuit of the first communication system.
  • the leak signal having a frequency close to the receiving Frequency of the second communication system may appear in the sixth port via the second switching element, the leak signal is removed by a filter circuit disposed downstream between the sixth port and the receiving circuits of the second communication system. Accordingly, the leak signals substantially does not leak to the receiving circuit of the second communication system. Also, because the switching element of the second switch is in an ON state, the generation of harmonics can be prevented.
  • the first switch comprises a third switching element disposed between the first port and the second port, a second inductor disposed between the first port and the third port, and a fourth switching element disposed between the third port and the ground, and when the transmitting circuit of the first and second communication systems is connected to the antenna circuit, the third and fourth switching elements are preferably controlled in an ON state.
  • the fourth switching element comprises a diode, and a first capacitor is disposed between the diode and the ground.
  • the diode generally has an inductance component because of lead terminals, etc. It also has parasitic inductances because of line patterns for connecting the diode to other circuit elements, etc., so that a completely short-circuited state is not necessarily achieved even when the diode is turned on.
  • the first capacitor is disposed in series to the fourth switching element for series resonance in the present invention, such that impedance is large when the third port is viewed, from the first port thereby reducing a transmitting signal leaking to the second switch and thus improving isolation and insertion loss characteristics.
  • the operation current of the switching element of the second switch is preferably lower than that of the switching element of the first switch.
  • a switching element operable with current of 2.5 mA or less, particularly 1 mA or less at a temperature of 0°C to +85°C power consumption can be reduced at the time of transmitting and receiving, resulting in reduced battery consumption of mobile phones.
  • the first switch and the second switch can be made composite by making the characteristic impedance of the first inductor higher than that of the second inductor, thereby making it easy to achieve impedance matching in the production of the switch circuit.
  • the high-frequency composite part of an embodiment of the present invention comprises the switch circuit, switching elements, inductors and capacitors being contained in or mounted onto a multi-layered ceramic substrate obtained by laminating pluralities of ceramic sheets, and connected by connection means formed in or on the multi-layered substrate.
  • transmission lines constituting the first and second inductors are preferably contained in the multi-layered substrate, and these transmission lines are preferably formed in horizontally different regions in the multi-layered substrate.
  • Such structure not only prevents their interference, but also prevents the resonance frequency and characteristic impedance of these transmission lines from changing due to parasitic capacitance, etc., thereby improving isolation characteristics, and making it easy to achieve impedance matching between the first switch and second switch.
  • the transmission lines are formed as strip line electrodes in a region sandwiched by ground electrodes formed in the multi-layered substrate , their interference with electrode patterns constituting other circuit elements can preferably be prevented.
  • Impedance may be changed by forming the first inductor and /or the second inductor by connecting transmission lines formed on two layers or more through viaholes, and by making the width of a transmission line formed on one layer different from the width of transmission lines formed on other layers.
  • Such structure makes it easy to achieve impedance matching with circuits disposed upstream or downstream of the transmission lines.
  • the fourth switching element is a diode, that the first capacitor disposed between this diode and the ground is contained in the multi-layered substrate, and that a hot-side electrode constituting the first capacitor is disposed above an upper ground electrode among those sandwiching transmission lines constituting the first and second inductors.
  • the capacitor electrodes are connected to diodes through viaholes formed in the multi-layered substrate, and the diodes are mounted onto an upper surface of the multi-layered substrate. Accordingly, the above structure can make the distances between the diodes and the capacitor electrodes smaller, thereby reducing parasitic inductance and thus obtaining high isolation characteristics.
  • the first switching element may be a diode, and the second capacitor may be disposed between this diode and the ground to obtain high isolation characteristics. If a hot-side electrode constituting the first capacitor and a hot-side electrode constituting the second capacitor are formed on the same layer via a common ground electrode and a ceramic layer, they are less affected by lamination discrepancy in a horizontal direction, thereby making it possible to produce capacitors with uniform capacitance and thus provide stable isolation characteristics.
  • one of the ground electrodes sandwiching the transmission line is a common ground electrode, the step of forming ground electrodes can be decreased, thereby making the multi-layered substrate thinner. Also, the interference of the capacitor electrode with electrode patterns constituting other circuit elements, the switching elements such as diodes mounted onto the multi-layered substrate, etc. and other mounted parts is reduced by sandwiching the capacitor electrode on the hot side by the ground electrodes.
  • Fig. 1 shows a high-frequency circuit comprising a switch circuit according to one embodiment of the present invention
  • Fig. 2 shows the equivalent circuit of the switch circuit.
  • a first communication system f1 is GSM 1800 (transmitting frequency: 1710 to 1785 MHz, receiving frequency: 1805 to 1880 MHz)
  • a second communication system f2 is GSM 1900 (transmitting frequency: 1850 to 1910 MHz, receiving frequency: 1930 to 1990 MHz).
  • This switch circuit is constituted by a first switch 100 and a second switch 105 both comprising switching elements, inductors and a capacitor.
  • the first switch 100 comprises a first port 100a connected to an antenna circuit, a second port 100b connected to transmitting circuit of GSM 1800 and GSM 1900, and a third port 100c connected to a second switch 105.
  • the second switch 105 comprises a fourth port 105a connected to the first switch 100 via a capacitor CP, a fifth port 105b connected to the receiving circuit of GSM 1800, and a sixth port 105c connected to the receiving circuit of GSM 1900.
  • the second switch 105 comprises a transmission line lp2 as a first inductor disposed between the fourth port 105a and the fifth port 105b, a diode DP2 as a first switching element disposed between the fifth port 105b and the ground, a capacitor CP1 as a second capacitor disposed between the first diode DP2 and the ground, a diode DP1 as a second switching element disposed between the fourth port 105a and the sixth port 105c, and a transmission line or inductor lp1 disposed between the sixth port 105c and the ground.
  • the second switch 105 switches the receiving circuit RX1 of GSM 1800 and the receiving circuit RX2 of GSM 1900, and the first switch 100 switches the transmitting circuit TX1, TX2 of GSM 1800/GSM 1900 and the second switch circuit 105.
  • the second switch 105 has as main elements two diodes DP1, DP2 as switching elements, and transmission lines lp1, lp2 as inductors (or an inductor in place of the transmission line lp1).
  • the diode DP1 having an anode connected to the fourth port 105a and a cathode connected to the receiving circuit RX2 of GSM 1900, and a grounded transmission line lp1 is disposed on the cathode side.
  • a transmission line lp2 is connected between the fourth port 105a and the fifth port 105b, and the fifth port 105b is connected to a diode DP2 connected to the ground via the capacitor CP1.
  • a control circuit VC3 is connected between the diode DP2 and the capacitor CP via an inductor LP and a resistor RP1.
  • the first switch 100 Disposed upstream of the second switch 105 is the first switch 100 for switching the transmitting circuit TX1, TX2 of GSM 1800/GSM 1900 and the second switch.
  • the first switch 100 has two diodes DD1, DD2 and two transmission lines ld2, ld3 (or an inductor in place of the transmission line ld2) as main elements.
  • a diode DD1 disposed between the second port 100b and the first port 100a has an anode connected to the first port 100a and a cathode connected to a transmission line ld2 connected to the ground.
  • a transmission line ld3 is connected between the first port 100a and the third port 100c, and a diode DD2 connected to the ground via a capacitor cd4 is disposed on the side of the third port 100c.
  • a control circuit VC2 is connected between the diode DD2 and the capacitor cd4 via an inductor LD and a resistor RD.
  • the control logic of the control circuits VC2, VC3 for causing the switch circuit in this embodiment to perform the predetermined operation is shown in Table 3. Voltage is applied from the control circuits to control the switching elements in an ON or OFF state, thereby selecting a transmitting mode of GSM 1800/GSM 1900, a receiving mode of GSM 1800, and a receiving mode of GSM 1900.
  • Fig. 6 shows isolation characteristic of TX1,TX2 to RX1 in a transmitting mode of GSM 1800/GSM 1900, when voltage (V+) of 2.6 V is applied from the control circuit VC2 and the control circuit VC3 in the switch circuit in this embodiment.
  • Fig. 7 shows isolation characteristic of TX1, TX2 to RX1 in the same switch circuit as in Fig. 6 in a transmitting mode of GSM 1800/GSM 1900, when voltage (V+) of 2.6 V is applied from the control circuit VC2, and when voltage (0) of 0 V is applied from the control circuit VC3 (Comparative Example).
  • the receiving circuit of the first communication system is disconnected from the first switch to obtain excellent isolation characteristics in a desired frequency bandwidth in the second switch, in a case where the transmitting circuit of the first and second communication systems are connected to the antenna circuit. Improvement in the isolation characteristics resulted in improved insertion loss characteristics between the transmitting circuit TX1, TX2 of GSM 1800 and GSM 1900 and the antenna circuit ANT.
  • the second switch 105 is operated with low operation current, the operation current of the first switch 100 and the second switch 105 was a little higher 8.8 mA than 8.0 mA in Comparative Example. It was further confirmed that by operating the second switch 105, harmonics radiated from the antenna were reduced by about 2 dB to 5 dB.
  • the receiving circuit RX1 of GSM 1800 When the receiving circuit RX1 of GSM 1800 is connected to the antenna circuit ANT, zero voltage is applied from the control circuits VC2 and VC3, resulting in the diodes DP1, DP2, DD1, DD2 in an OFF state. With the diode DD1 in an OFF state, there is large impedance between the first port 100a and the second port 100b. Also, with the diode DP1 in an OFF state, there is large impedance between the fourth port 105a and the sixth port 105c.
  • a receiving signal of GSM 1800 taken through the antenna is transmitted to the receiving circuit RX1 of GSM 1800 via the transmission lines ld3, lp2 with low loss without leaking to the transmitting circuit TX1, TX2 of GSM 1800/GSM 1900 and the receiving circuit RX2 of GSM 1900.
  • the receiving circuit RX2 of GSM 1900 When the receiving circuit RX2 of GSM 1900 is connected to the antenna circuit ANT, zero voltage is applied from the control circuit VC2, and positive voltage is applied from the control circuit VC3.
  • the positive voltage applied from control circuit VC3 is deprived of a DC component by capacitors, and supplied to the second switch 105 including the diodes DP1, DP2.
  • the diodes DP1 and DP2 are turned on. With the diode DP1 in an ON state, there is low impedance between the fourth port 105a and the sixth port 105c.
  • the diode DP2 in an ON state and the capacitor CP1 have the transmission line lp2 grounded at high frequencies, causing resonance in a frequency bandwidth of the receiving signal of GSM 1900, so that there is extremely large impedance in the bandwidth of the receiving signal of GSM 1900 when the fifth port 105b is viewed from the fourth port 105a. Further, with the diode DD1 in an OFF state, there is large impedance between the first port 100a and the second port 100b. As a result, the receiving signal of GSM 1900 taken through the antenna is transmitted to the receiving circuit RX2 of GSM 1900 with low loss without leaking to the transmitting circuit TX1, TX2 of GSM 1800/GSM 1900 and the receiving circuit RX1 of GSM 1800.
  • transmission lines, capacitors, etc. may be constituted in a multi-layered substrate made of dielectric materials, etc. by a low-temperature cofirable ceramic (LTCC) technology.
  • the transmission lines ld2 and lp1 may be mounted onto the laminate as inductors such as chip inductors, coils, etc. together with other circuit elements (diodes, resistors, etc.).
  • Figs. 3 to 5 shows other examples of the first switch 100 and the second switch 105.
  • the embodiment shown in Fig. 3 uses diodes as switching elements, and the embodiments shown in Figs. 4 and 5 use transistors as switching elements.
  • the second switch 105 comprises a diode DP1 between the fourth port 105a and the sixth port 105c.
  • the cathode of the diode DP1 is connected to the fourth port 105a, and the transmission line lp1 connected to the ground via a capacitor CP5 is disposed on the anode side of the diode DP1. Because the transmission line lp1 functions as a choke coil, an inductor or a coil may be used instead.
  • the transmission line lp2 is connected between the fourth port 105a and the fifth port 105b, and a diode DP2 connected to the ground via a capacitor CP1 is disposed on the side of the fifth port 105b.
  • a resistor R is connected in parallel with the capacitor CP 1. In place of this resistor R, an inductor (coil) with sufficiently large impedance may be used.
  • a control circuit VC3 is connected between the transmission line 1p1 and the capacitor CP5. Such switch circuit can also exhibit excellent effects as above.
  • the second switch shown in Fig. 4 comprises a transistor FET1 I between the sixth port 105c and the fourth port 105a, the transistor FET1 having a drain connected to the fourth port 105a and a source connected to the sixth port 105c.
  • the gate of the transistor FET1 is connected to a control terminal VC3 via a resistor R.
  • a transmission line lp2 is disposed between the fourth port 105a and the fifth port 105b.
  • a transistor FET2 is disposed on the side of the fifth port 105b, a drain is connected to the fifth port 105b and a source connected to the ground electrode.
  • the gate of the transistor FET2 is connected to the control terminal VC3 via a resistor R.
  • This switch circuit can switch signal lines by voltage applied to the control terminal VC3, like other switch circuits.
  • a control logic is different between a depression type and an enhancement type in the transistors FET1, FET2.
  • Used in the operation according to the control logic shown in Table 3 is the enhancement type FET, in which impedance between the source and the drain becomes low when voltage is applied to the gate. Even with such switch circuit, excellent effects can be obtained like above.
  • the second switch shown in Fig. 5 comprises a transistor FET1 between the sixth port 105c and the fourth port 105a, and a transistor FET2 between the fourth port 105a and the fifth port 105b, the gates of the transistors FET1, FET2 being connected to the control terminals VC3, VC4, respectively, via resistors R.
  • This switch circuit can switch signal lines by voltage applied from the control terminals VC3, VC4, like other switch circuits.
  • the series connection of pluralities of transistors can preferably suppress the generation of distortion even in an OFF state. Even with such switch circuit, excellent effects can be obtained like above.
  • a switch circuit according to a second embodiment of the present invention, detailed explanation will be made below in a case where a first communication system is GSM 1800 (transmitting frequency: 1710 to 1785 MHz, receiving frequency: 1805 to 1880 MHz), and a second communication system is GSM 1900 (transmitting frequency: 1850 to 1910 MHz, receiving frequency: 1930 to 1990 MHz), like the first embodiment.
  • GSM 1800 transmitting frequency: 1710 to 1785 MHz, receiving frequency: 1805 to 1880 MHz
  • GSM 1900 transmitting frequency: 1850 to 1910 MHz, receiving frequency: 1930 to 1990 MHz
  • the equivalent circuit of this switch circuit is shown in Fig. 8 . Though it does not differ from the switch circuit of the first embodiment in an equivalent circuit, it is opposite to the first embodiment in the connection of the receiving circuits of GSM 1900 and GSM 1800 and the fifth and sixth ports in the second switch; the receiving circuit RX2 of GSM 1900 being connected to the fifth port 105b, and the receiving circuit RX1 of GSM 1800 being connected to the sixth port 105c.
  • the constants of the circuit elements, the length of the transmission lines, etc. are properly set in each switch circuit, and they may of course be different from those in the first embodiment.
  • control logic of the control circuits VC2, VC3 for subjecting the switch circuit in this embodiment to the predetermined operation is shown in Table 4.
  • the transmitting circuit TX1, TX2 of GSM 1800/GSM 1900 To connect the transmitting circuit TX1, TX2 of GSM 1800/GSM 1900 to the antenna circuit ANT, positive voltage (V+) is applied from the control circuit VC2, and zero voltage is applied from the control circuit VC3. With zero voltage applied from the control circuit VC3, the diode DP1 is in an OFF state, resulting in large impedance between the fourth port 105a and the sixth port 105c. As a result, as in the first embodiment, the transmitting signals of GSM 1800/GSM 1900 are sent to the first port 100a with low loss without leaking to the receiving circuit RX1 of GSM 1800, and radiated from the antenna.
  • the receiving circuit RX1 of GSM 1800 To connect the receiving circuit RX1 of GSM 1800 to the antenna circuit ANT, zero voltage is applied from the control circuit VC2, and positive voltage is applied from the control circuit VC3.
  • the positive voltage applied from the control circuit VC3 is deprived of a DC component by capacitors C20, C21, CP, CP1, and sent to the second switch 105 including the diodes DP1, DP2.
  • the diodes DP1 and DP2 are turned on. With the diode DP1 in an ON state, impedance is low between the sixth port 105c and the fourth port 105a.
  • the transmission line lp2 is grounded at high frequencies, resulting in resonance in a frequency bandwidth of the receiving signal of GSM 1800, and thus extremely large impedance in the bandwidth of the receiving signal of GSM 1800 when the fifth port 105b is viewed from the fourth port 105a.
  • impedance is large between the first port 100a and the second port 100b.
  • the receiving signal of GSM 1900 taken through the antenna is transmitted to the receiving circuit RX2 of GSM 1900 via the transmission lines ld3, lp2 with low loss without leaking to the transmitting circuit TX1, TX2 of GSM 1800/GSM 1900 and the receiving circuit RX1 of GSM 1800.
  • This embodiment can also provide the switch circuit with extremely small leakage of the transmitting signal to the receiving circuit (extremely large isolation).
  • a switch circuit according to a third embodiment of the present invention will be explained below. Because the equivalent circuit of the switch circuit in this embodiment shares many parts with that of the second embodiment, explanation will be concentrated on different parts for simplification.
  • the equivalent circuit of this switch circuit is shown in Fig. 9 .
  • the equivalent circuit of this switch circuit differs from that of the second embodiment in that a capacitor CP5 is disposed between the transmission line lp1 of the second switch 105 and the ground, and that a control circuit VC2 is connected between this transmission line lp1 and the capacitor CP5 via an inductor and a resistor.
  • the switch circuit in this embodiment When the switch circuit in this embodiment is operated according to the same control logic of the control circuits VC2, VC3 as in the second embodiment, reverse voltage is applied to the diodes DP1, DP2 of the second switch 105 in the transmitting mode of GSM 1800/GSM 1900, resulting in excellent isolation characteristics and attenuated harmonics radiated from the antenna.
  • the control circuit VC2 may be connected between a diode and a capacitor in place of the resistor R, such that reverse voltage is applied to the diodes DP1, DP2 by the switch circuit as in Fig. 3 as the second switch 105, thereby obtaining the same effects.
  • a switch circuit according to a fourth embodiment of the present invention will be explained below. Because the equivalent circuit of the switch circuit in this embodiment shares many parts with that of the first embodiment, explanation will be concentrated on different parts for simplification.
  • the equivalent circuit of this switch circuit is shown in Fig. 10 .
  • the equivalent circuit of this switch circuit differs from that of the first embodiment in that the second switch 105 is a GaAs switch comprising transistors.
  • the control logic is different between the depression-type transistor and the enhancement-type transistor. For instance, these control logics are shown in Table 5 below.
  • This embodiment can also provide the switch circuit with extremely small leakage of the transmitting signal to the receiving circuit (extremely large isolation). In this embodiment, it is possible to suppress the generation of distortion by connecting pluralities of transistors in series, even when there is leakage in a transmitting signal from the first switch to the second switch.
  • the fifth embodiment provides a high-frequency composite part (multiband antenna switch module) comprising a branching circuit (diplexer) 300 and filter circuits 120, 125 integrated in a multi-layered substrate , and the switch circuit 10 of the present invention in a high-frequency circuit handling three communication systems shown in Fig. 11 .
  • Fig. 13 is its plan view
  • Fig. 14 is a squint schematic view showing the multi-layered substrate
  • Fig. 15 is a development view showing each layer constituting the multi-layered substrate shown in Fig. 14
  • Fig. 16 shows the equivalent circuit of the high-frequency composite part.
  • the inductors, capacitors and switching elements in the switch circuit 10 are formed in the multi-layered substrate, together with the inductors, capacitors and switching elements constituting the diplexer 300 comprising the first and second filter circuits, the lowpass filter circuits 120, 125 and the switch circuit 15 in the high-frequency circuit shown in Fig. 11 .
  • Transmission lines are formed as the inductors in the multi-layered substrate, and diodes as the switching elements and high-capacitance capacitors that cannot be contained in the multi-layered substrate as chip capacitors are mounted onto the multi-layered substrate, thereby constituting a one-chip, triple-band, high-frequency composite part.
  • the multi-layered substrate constituting this high-frequency composite part may be produced from a low-temperature-cofirable, dielectric ceramic material, by forming green sheets of 20 ⁇ m to 200 ⁇ m in thickness, printing an Ag-based conductive paste on each green sheet to form a desired electrode pattern, integrally laminating pluralities of green sheets with desired electrode patterns, and firing the multi-layered substrate.
  • the width of most line electrodes is preferably 100 ⁇ m to 400 ⁇ m.
  • the low-temperature-cofirable, dielectric ceramic materials may be, for instance, (a) Al 2 O 3 -based ceramics containing at least one of SiO 2 , SrO, CaO, PbO, Na 2 O and K 2 O as an additional component, (b) Al 2 O 3 -based ceramics containing at least one of MgO, SiO 2 and GdO as an additional component, or (c) ceramics based on Al 2 O 3 , SiO 2 , SrO, Bi 2 O 3 , TiO 2 , etc.
  • These laminate green sheets are integrally pressure-bonded, and fired at a temperature of about 900°C, to obtain a multi-layered substrate having an outer size of 6.7 mm x 5.0 mm x 1.0 mm, for instance.
  • Terminal electrodes are formed on the side surfaces of this multi-layered substrate.
  • the terminal electrodes may be formed on the bottom surface of the multi-layered substrate, and the positions of the terminal electrodes may be properly selected.
  • the internal structure of the multi-layered substrate is shown in Fig. 15 .
  • the reference numerals in the figure are the same as in the equivalent circuit shown in Fig. 16 .
  • the second transmission line ld3 and the first transmission line lp2 constituting the inductors of the switch circuit 10 of the present invention are formed in a region sandwiched by the ground electrode G formed on the tenth layer and the ground electrode 15 formed on the 15-th layer, together with other transmission lines lp1, ld2 constituting the switch circuit 10 and transmission lines lg2, lg3 constituting the switch circuit 15 of SPDT.
  • Electrode patterns constituting the second transmission line ld3 and the first transmission line lp2 are respectively formed on the 12-th to 14-th layers and connected through viaholes (shown by black circles in the figure). Transmission lines are formed in horizontally different regions, such that they do not overlap in a lamination direction. Such structure can prevent interference between electrode patterns constituting the other circuit elements and transmission lines, thereby improving isolation characteristics.
  • Impedance matching can be achieved by making the electrode pattern constituting the second transmission line ld3 wider than the electrode pattern constituting the first transmission line lp2, and by making the characteristic impedance of the second transmission line ld3 lower than that of the first transmission line lp2, when the first switch 100 and the second switch 105 are integrated into one multi-layered substrate.
  • the width of the second transmission line ld3 is 0.25 mm, about two times that of the first transmission line lp2.
  • the first capacitor cd4 arranged between the diode DD2, the fourth switching element, and the ground is constituted by the ground electrode G formed on the eighth layer and an opposing capacitor electrode formed on the seventh layer, above the ground electrode G formed on the tenth layer.
  • the capacitor electrode preferably does not overlap the other electrode patterns (particularly capacitor electrode patterns) to prevent interference.
  • the capacitor electrodes are separate from the other electrode patterns (a line connected to the control terminal VC2 formed on the third layer, and a line connected to the receiving terminal RX1) by at least 100 ⁇ m in a lamination direction to prevent interference.
  • the second capacitor CP1 of the second switch 105 is similarly formed on the same layer as the first capacitor cd4, sharing the ground layer G on the eighth layer. With such structure, the high-frequency composite part with excellent isolation and insertion loss characteristics were obtained.
  • the switch circuit 10 of the present invention is integrated in a multi-layered substrate together with the diplexer 300 and the filter circuits 120, 125, 130, 140 in a high-frequency circuit handling three communication systems shown in Fig. 11 , to constitute a high-frequency composite part (multi-band antenna switch module).
  • Fig. 17 is a plan view showing the high-frequency composite part
  • Fig. 18 is a squint schematic view showing a multi-layered substrate portion of the high-frequency composite part
  • Fig. 19 is a development view showing the structure of each layer constituting the multi-layered substrate of Fig. 18
  • Fig. 20 is a view showing the equivalent circuit of the high-frequency composite part.
  • a second transmission line ld3 is formed in a region sandwiched by the ground electrode G formed on the 12-th layer and the ground electrode G formed on the fifth layer, and part of the ground electrode G formed on the fifth layer that overlaps the second transmission line ld3 is cut off. Accordingly, the second transmission line ld3 has higher characteristic impedance than when the ground electrode G is not cut off, thereby making it possible to achieve impedance matching when the first switch 100 and the second switch 105 are integrated into one multi-layered substrate. Also, an electrode pattern formed on the eighth layer to constitute the second transmission line ld3 does not overlap electrode patterns constituting other circuit elements in a lamination direction. In this embodiment, the electrode pattern is separate from connection lines formed on the second layer by at least 100 ⁇ m, to prevent interference.
  • the first capacitor cd4 disposed between the diode DD2, the fourth switching element, and the ground is constituted by the capacitor electrode patterns formed on the fourth layer, in a region sandwiched by the ground electrode G formed on the fifth layer and the ground electrode G formed on the third layer. Such structure prevents interference with the connection lines on the second layer.
  • This embodiment provides the high-frequency composite part with excellent isolation and insertion loss characteristics.
  • the switch circuit of the present invention has been explained in detail without intention of restricting the present invention thereto, and various modifications may be added unless they deviate from the scope of the present invention.
  • communication systems used in the switch circuit of the present invention are not restricted to those in the above embodiments, and the present invention is applicable to combinations of different communication systems having partially overlapping transmitting frequencies and receiving frequencies [for instance, GSM 850 (transmitting frequency: 824 MHz to 849 MHz, receiving frequency: 869 MHz to 894 MHz) and EGSM (transmitting frequency: 880 MHz to 915 MHz, receiving frequency: 925 MHz to 960 MHz)].
  • GSM 850 transmitting frequency: 824 MHz to 849 MHz, receiving frequency: 869 MHz to 894 MHz
  • EGSM transmitting frequency: 880 MHz to 915 MHz, receiving frequency: 925 MHz to 960 MHz
  • the present invention is applicable to high-frequency circuit blocks handling four different communication systems shown in Fig. 12 .
  • the present invention provides the switch circuit which has a capable of switching transmitting circuits and receiving circuits with extremely small leakage of transmitting signals to the receiving circuits (extremely large isolation) in pluralities of communication systems which the frequency bandwidth of transmitting signals and the frequency bandwidth of receiving signals partially overlap, and the high-frequency composite part comprising such switch circuit.

Claims (16)

  1. Circuit de commutateur pour commuter sélectivement la connexion d'un circuit récepteur (RX1, RX2) ou d'un circuit émetteur (TX1, TX2) pour des premier et second systèmes de communication avec un circuit d'antenne (ANT), comprenant
    un premier commutateur (100) comportant un premier port (100a) connecté audit circuit d'antenne (ANT), un deuxième port (100b) connecté audit circuit émetteur (TX1, TX2) desdits premier et second systèmes de communication, et un troisième port (100c) ; et
    un second commutateur (105) comportant un quatrième port (105a) connecté au troisième port (100c) dudit premier commutateur (100) via un condensateur (CP), un cinquième port (105b) et un sixième port (105c), une première inductance (lp2) disposée entre lesdits quatrième et cinquième ports (105a, 105b), un premier élément de commutation (DP2) disposé entre ledit cinquième port (105b) et la masse, et un deuxième élément de commutation (DP1) disposé entre lesdits quatrième et sixième ports (105a, 105c),
    où
    ledit premier commutateur (100) comprend en outre un troisième élément de commutation (DD1) disposé entre lesdits premier et deuxième ports (100a, 100b), une seconde inductance (ld3) disposée entre lesdits premier et troisième ports (100a, 100b), et un quatrième élément de commutation (DD2) disposé entre ledit troisième port (100c) et la masse ; et
    ledit cinquième port (105b) est connecté au circuit récepteur (RX1) dudit premier système de communication et ledit sixième port (105c) est connecté au circuit récepteur (RX2) dudit second système de communication ;
    caractérisé en ce que
    la largeur de bande de fréquence de réception dans ledit premier système de communication chevauche partiellement la largeur de bande de fréquence d'émission dans ledit second système de communication ; et
    lesdits premier à quatrième éléments de commutation (DP2, DP1, DD1, DD2) sont dans un état de MARCHE pendant que ledit circuit émetteur (TX1, TX2) desdits premier et second systèmes de communication est connecté audit circuit d'antenne (ANT).
  2. Circuit de commutateur selon la revendication 1, dans lequel lesdits éléments de commutation (DP1, DP2, DD1, DD2) sont des diodes ou des transistors.
  3. Circuit de commutateur selon la revendication 1, dans lequel ledit quatrième élément de commutation (DD2) est une diode, et un premier condensateur (cd4) est disposé en série entre ladite diode et la masse.
  4. Circuit de commutateur selon la revendication 1, dans lequel ledit premier élément de commutation (DP2) est une diode, et un second condensateur (CP1) est disposé en série entre ladite diode et la masse.
  5. Circuit de commutateur selon l'une quelconque des revendications 1 à 4, dans lequel le courant de fonctionnement desdits éléments de commutation (DP1, DP2) dudit second commutateur (105) est inférieur à celui des éléments de commutation (DD1, DD2) dudit premier commutateur (100).
  6. Circuit de commutateur selon la revendication 5, dans lequel le courant de fonctionnement desdits éléments de commutation (DD1, DD2) dudit second commutateur (105) est de 2,5 mA ou moins.
  7. Circuit de commutateur selon la revendication 1, dans lequel lesdites première inductance (lp2) et seconde inductance (ld3) sont constituées par des lignes de transmission d'impédances caractéristiques différentes.
  8. Circuit de commutateur selon la revendication 7, dans lequel la ligne de transmission constituant ladite première inductance (lp2) a une impédance caractéristique supérieure à la ligne de transmission constituant ladite seconde inductance (ld3).
  9. Partie composite haute fréquence comprenant le circuit de commutateur indiqué dans l'une quelconque des revendications 1 à 8, dans laquelle lesdits éléments de commutation, lesdites inductances et lesdits condensateurs sont contenus dans ou montés sur un substrat multicouche obtenu en stratifiant une pluralité de feuilles céramiques, et sont connectés par des moyens de connexion formés dans ou sur ledit substrat.
  10. Partie composite haute fréquence selon la revendication 9, dans laquelle lesdites première et seconde inductances (lp2, ld3) sont formées séparément comme des lignes de transmission dans des régions horizontalement différentes dudit substrat.
  11. Partie composite haute fréquence selon la revendication 10, dans laquelle les lignes de transmission constituant lesdites première et seconde inductances (lp2, ld3) sont formées dans une région prise en sandwich par des électrodes de masse formées dans ledit substrat multicouche.
  12. Partie composite haute fréquence selon la revendication 11, dans laquelle au moins une partie de la ligne de transmission constituant ladite seconde inductance (ld3) ne chevauche pas ladite électrode de masse dans la direction de stratification.
  13. Partie composite haute fréquence selon la revendication 12, dans laquelle au moins une partie de la ligne de transmission constituant ladite seconde inductance (ld3) a une largeur différente de celle de la ligne de transmission constituant ladite première inductance (lp2).
  14. Partie composite haute fréquence selon la revendication 10, dans laquelle ladite seconde inductance (ld3) est constituée en connectant une pluralité de lignes de transmission formées sur différentes couches par l'intermédiaire de trous d'interconnexion.
  15. Partie composite haute fréquence selon la revendication 9, dans laquelle ledit premier condensateur (cd4) disposé entre ledit quatrième élément de commutation (DD2) et la masse est contenu dans ledit substrat multicouche, et dans laquelle une électrode côté chaud dudit premier condensateur (cd4) est disposée au-dessus de l'électrode supérieure des deux électrodes de masse prenant en sandwich ladite seconde inductance (ld3) et une ligne de transmission constituant ladite première inductance (lp2).
  16. Partie composite haute fréquence selon la revendication 15, dans laquelle une électrode côté chaud dudit premier condensateur (cd4) et une électrode côté chaud dudit second condensateur (CP1) sont formées sur la même couche.
EP03734896A 2002-01-31 2003-01-31 Circuit de commutation et partie haute frequence composite Expired - Lifetime EP1473847B1 (fr)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2002024029 2002-01-31
JP2002024029 2002-01-31
PCT/JP2003/000952 WO2003065604A1 (fr) 2002-01-31 2003-01-31 Circuit de commutation et partie haute frequence composite

Publications (3)

Publication Number Publication Date
EP1473847A1 EP1473847A1 (fr) 2004-11-03
EP1473847A4 EP1473847A4 (fr) 2005-04-27
EP1473847B1 true EP1473847B1 (fr) 2010-11-10

Family

ID=27654473

Family Applications (1)

Application Number Title Priority Date Filing Date
EP03734896A Expired - Lifetime EP1473847B1 (fr) 2002-01-31 2003-01-31 Circuit de commutation et partie haute frequence composite

Country Status (7)

Country Link
US (2) US7167687B2 (fr)
EP (1) EP1473847B1 (fr)
KR (1) KR100653344B1 (fr)
CN (1) CN1625845A (fr)
AT (1) ATE488053T1 (fr)
DE (1) DE60334888D1 (fr)
WO (1) WO2003065604A1 (fr)

Families Citing this family (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002290269A (ja) * 2001-03-27 2002-10-04 Sanyo Electric Co Ltd 複合高周波部品及びこれを用いた情報端末装置
GB0217932D0 (en) * 2002-08-02 2002-09-11 Koninkl Philips Electronics Nv High frequency module
US7295814B2 (en) * 2003-02-05 2007-11-13 Hitachi Metals, Ltd. Antenna switch circuit and antenna switch module
JP3761000B2 (ja) * 2003-02-14 2006-03-29 日立金属株式会社 スイッチ回路及び複合高周波部品
US7245882B1 (en) * 2003-07-17 2007-07-17 Atheros Communications, Inc. Method and apparatus for a signal selective RF transceiver system
JP2005136948A (ja) * 2003-10-08 2005-05-26 Renesas Technology Corp アンテナスイッチ回路
US6990357B2 (en) * 2003-10-17 2006-01-24 Nokia Corporation Front-end arrangements for multiband multimode communication engines
US7518469B2 (en) * 2003-12-11 2009-04-14 Hitachi Metals Ltd. Multi-band high-frequency circuit, multi-band high-frequency circuit component and multi-band communication apparatus using same
WO2005122417A1 (fr) * 2004-06-07 2005-12-22 Hitachi Metals, Ltd. Module de commutation haute fréquence et procédé pour le contrôle de celui-ci
US7623826B2 (en) * 2004-07-22 2009-11-24 Frank Pergal Wireless repeater with arbitrary programmable selectivity
JP4134004B2 (ja) * 2004-11-15 2008-08-13 Ｔｄｋ株式会社 高周波モジュール
EP1876721A1 (fr) 2005-04-15 2008-01-09 Hitachi Metals, Ltd. Circuit haute frequence multibande, composant de circuit haute frequence multibande et dispositif de communication multibande les utilisant
US7383024B2 (en) * 2005-09-30 2008-06-03 Avago Technologies Wireless Ip Pte Ltd Multi-band handset architecture
KR100983017B1 (ko) * 2006-01-31 2010-09-17 가부시키가이샤 무라타 세이사쿠쇼 복합 고주파 부품 및 이동체 통신 장치
JP5463669B2 (ja) * 2006-07-03 2014-04-09 日立金属株式会社 分波回路、高周波回路及び高周波モジュール
KR101239974B1 (ko) * 2006-07-14 2013-03-06 삼성전자주식회사 현상기 전압공급장치 및 이를 이용한 화상형성장치
TWI407761B (zh) * 2006-12-07 2013-09-01 Wistron Neweb Corp 可同時於複數個行動通訊系統下待機之通訊裝置
JP4874887B2 (ja) * 2007-07-20 2012-02-15 株式会社東芝 高周波半導体スイッチ装置
TW200924276A (en) * 2007-11-28 2009-06-01 Murata Manufacturing Co Low-voltage control high-frequency switch and composite high frequency component
US8145142B2 (en) * 2007-12-12 2012-03-27 Broadcom Corporation Method and system for increased resolution switching using MEMS and switched capacitors
EP2293458B1 (fr) * 2008-06-25 2015-09-02 Hitachi Metals, Ltd. Circuit haute fréquence, composant haute fréquence et dispositif de communication
CN102104392B (zh) * 2010-12-15 2013-10-09 华为技术有限公司 多频段多路收发设备及方法、基站系统
JP5304811B2 (ja) * 2011-02-14 2013-10-02 株式会社村田製作所 高周波モジュール
JP5652558B2 (ja) * 2011-12-20 2015-01-14 株式会社村田製作所 高周波モジュール
KR101319731B1 (ko) 2012-04-26 2013-10-17 삼성전기주식회사 무선통신 시스템에서의 송수신 신호 스위칭 타임 제어회로
US9641201B2 (en) 2014-04-29 2017-05-02 Infineon Technologies Ag System and method for a radio frequency integrated circuit
US9831869B2 (en) * 2015-01-30 2017-11-28 Peregrine Semiconductor Corporation Radio frequency switching circuit with distributed switches
US9685946B2 (en) 2015-01-30 2017-06-20 Peregrine Semiconductor Corporation Radio frequency switching circuit with distributed switches
US10439655B1 (en) * 2018-03-28 2019-10-08 Hewlett Packard Enterprise Development Lp Transceiver filters
CN109273869B (zh) * 2018-09-29 2021-01-08 维沃移动通信有限公司 一种天线系统和移动终端
WO2020162072A1 (fr) 2019-02-07 2020-08-13 株式会社村田製作所 Module haute fréquence et dispositif de communication
US11323147B1 (en) * 2021-06-07 2022-05-03 Futurecom Systems Group, ULC Reducing insertion loss in a switch for a communication device

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0744831B1 (fr) 1995-05-16 2001-10-17 Matsushita Electric Industrial Co., Ltd. Unité sans fil pour système à accès multiple et à division dans le temps
JP3402186B2 (ja) * 1998-02-27 2003-04-28 株式会社村田製作所 デュアルバンド無線通信装置用送受信回路
JP3304901B2 (ja) 1998-11-27 2002-07-22 株式会社村田製作所 複合高周波部品及びそれを用いた移動体通信装置
DE69941583D1 (de) * 1998-10-27 2009-12-03 Murata Manufacturing Co Zusammengestellte Hochfrequenzkomponente und damit ausgerüstetes mobiles Kommunikationsgerät
JP3304898B2 (ja) * 1998-11-20 2002-07-22 株式会社村田製作所 複合高周波部品及びそれを用いた移動体通信装置
JP2002064301A (ja) 1999-03-18 2002-02-28 Hitachi Metals Ltd トリプルバンド用高周波スイッチモジュール
JP3578671B2 (ja) 1999-07-29 2004-10-20 松下電器産業株式会社 複合スイッチ
US6968167B1 (en) * 1999-10-21 2005-11-22 Broadcom Corporation Adaptive radio transceiver with calibration
ATE488052T1 (de) 1999-12-28 2010-11-15 Hitachi Metals Ltd Hochfrequenzschalter, hochfrequenz-schaltermodul und drahtloses nachrichtengerat
JP4207139B2 (ja) * 2000-03-15 2009-01-14 日立金属株式会社 高周波スイッチおよび高周波スイッチモジュール
JP2001267956A (ja) * 2000-03-23 2001-09-28 Matsushita Electric Ind Co Ltd 高周波スイッチ
JP2001285122A (ja) * 2000-03-31 2001-10-12 Murata Mfg Co Ltd 移動体通信装置及びそれに用いる高周波複合部品
JP2002171195A (ja) 2000-11-30 2002-06-14 Kyocera Corp 送受信制御回路

Also Published As

Publication number Publication date
US20070105506A1 (en) 2007-05-10
ATE488053T1 (de) 2010-11-15
US7167687B2 (en) 2007-01-23
EP1473847A1 (fr) 2004-11-03
KR100653344B1 (ko) 2006-12-01
DE60334888D1 (de) 2010-12-23
KR20040075969A (ko) 2004-08-30
US20050048927A1 (en) 2005-03-03
CN1625845A (zh) 2005-06-08
WO2003065604A1 (fr) 2003-08-07
EP1473847A4 (fr) 2005-04-27

Similar Documents

Publication Publication Date Title
EP1473847B1 (fr) Circuit de commutation et partie haute frequence composite
EP1445872B1 (fr) Circuit et module de commutation d'antennes
EP1187357B1 (fr) Module haute fréquence et dispositif de communication sans fil
EP1083672B1 (fr) Module de commutation haute frequence
CN100533998C (zh) 高频开关模块及其控制方法
KR20090035480A (ko) 분기 회로, 고주파 회로 및 고주파 모듈
JP4304677B2 (ja) 複合積層モジュール及びこれを用いた通信機
US7221922B2 (en) Switch circuit and composite high frequency elements
JP2004007408A (ja) スイッチ回路及び複合高周波部品
JP3904151B2 (ja) 複合積層モジュール及びこれを用いた通信機
JP4126651B2 (ja) 高周波スイッチモジュール及び複合積層モジュール並びにこれらを用いた通信機
US6177850B1 (en) Two frequency filter comprising an inductance device, a resonator, and a switching device
JP4389207B2 (ja) アンテナスイッチ回路及びアンテナスイッチモジュール並びにこれらを用いた通信機
JP3874285B2 (ja) 高周波部品及び高周波モジュール並びにこれらを用いた通信機
JP2004135316A (ja) 高周波部品及び高周波モジュール並びにこれらを用いた通信機
JP4120927B2 (ja) 高周波スイッチモジュール及び複合積層モジュール並びにこれらを用いた通信機
JP3909701B2 (ja) 高周波部品及び高周波モジュール並びにこれらを用いた通信機
KR100833252B1 (ko) 고주파 스위치 모듈 및 그 제어 방법
JP2004104523A (ja) マルチバンド用アンテナスイッチモジュール
JP2004104524A (ja) マルチバンド用アンテナスイッチモジュール

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20040825

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LI LU MC NL PT SE SI SK TR

A4 Supplementary search report drawn up and despatched

Effective date: 20050314

17Q First examination report despatched

Effective date: 20070115

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LI LU MC NL PT SE SI SK TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

REF Corresponds to:

Ref document number: 60334888

Country of ref document: DE

Date of ref document: 20101223

Kind code of ref document: P

REG Reference to a national code

Ref country code: NL

Ref legal event code: VDEP

Effective date: 20101110

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20110310

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101110

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101110

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101110

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101110

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101110

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101110

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20110210

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20110211

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20110221

Ref country code: BE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101110

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101110

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101110

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MC

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20110131

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101110

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101110

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20110811

REG Reference to a national code

Ref country code: IE

Ref legal event code: MM4A

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20110131

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20110131

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 60334888

Country of ref document: DE

Effective date: 20110811

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101110

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20110131

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20110131

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101110

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: HU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101110

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 14

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 15

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 16

REG Reference to a national code

Ref country code: GB

Ref legal event code: 732E

Free format text: REGISTERED BETWEEN 20211007 AND 20211013

REG Reference to a national code

Ref country code: DE

Ref legal event code: R081

Ref document number: 60334888

Country of ref document: DE

Owner name: MURATA MANUFACTURING CO., LTD., NAGAOKAKYO-SHI, JP

Free format text: FORMER OWNER: HITACHI METALS, LTD., TOKIO/TOKYO, JP

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20220119

Year of fee payment: 20

Ref country code: DE

Payment date: 20220119

Year of fee payment: 20

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20220119

Year of fee payment: 20

REG Reference to a national code

Ref country code: DE

Ref legal event code: R071

Ref document number: 60334888

Country of ref document: DE

REG Reference to a national code

Ref country code: GB

Ref legal event code: PE20

Expiry date: 20230130

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF EXPIRATION OF PROTECTION

Effective date: 20230130