EP1341150A1 - Méthode d'attaque pour modules d'affichage à cristaux liquides avec niveaux de gris obtenus par techniques PWM et consommation d'énergie réduite - Google Patents

Méthode d'attaque pour modules d'affichage à cristaux liquides avec niveaux de gris obtenus par techniques PWM et consommation d'énergie réduite Download PDF

Info

Publication number
EP1341150A1
EP1341150A1 EP02425109A EP02425109A EP1341150A1 EP 1341150 A1 EP1341150 A1 EP 1341150A1 EP 02425109 A EP02425109 A EP 02425109A EP 02425109 A EP02425109 A EP 02425109A EP 1341150 A1 EP1341150 A1 EP 1341150A1
Authority
EP
European Patent Office
Prior art keywords
time
phase
matrix
signals
suited
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP02425109A
Other languages
German (de)
English (en)
Inventor
Luca Rodeschini
Leonardo Sala
Roberto Gariboldi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
STMicroelectronics SRL
Dora SpA
Original Assignee
STMicroelectronics SRL
Dora SpA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by STMicroelectronics SRL, Dora SpA filed Critical STMicroelectronics SRL
Priority to EP02425109A priority Critical patent/EP1341150A1/fr
Publication of EP1341150A1 publication Critical patent/EP1341150A1/fr
Withdrawn legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3622—Control of matrices with row and column drivers using a passive matrix
    • G09G3/3625—Control of matrices with row and column drivers using a passive matrix using active addressing
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3622—Control of matrices with row and column drivers using a passive matrix
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
    • G09G2330/02—Details of power systems and of start or stop of display operation
    • G09G2330/021—Power management, e.g. power saving
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/2007—Display of intermediate tones
    • G09G3/2014—Display of intermediate tones by modulation of the duration of a single pulse during which the logic level remains constant

Definitions

  • the present invention refers to a driving method for grey scale LCD modules by means of PWM technique.
  • LCD module it is meant a visualizing device or LCD (Liquid Crystal Display) display basically made up of a matrix of electrodes in rows and columns which, suitably driven by application of a voltage signal, determine at the crossing points the so-called pixels, a modification in optic behavior of the liquid crystal interposed.
  • LCD Liquid Crystal Display
  • a method that is often used for driving an LCD and known as Improved Alt & Pleshko requires the energizing of a single electrode per row for an elementary time period by means of a single selection impulse and the simultaneous energizing of the column electrodes; values of voltage are applied to the latter which are suited for determining the turning on or off of all the pixels that belong to that single row.
  • another row electrode will be energized and so on, until the scanning of the final row electrode is completed; therefore if the row electrodes are a number N and T is the elementary time period, the time needed for scanning all the rows will be given by NT which is also called "frame".
  • Multi-Line Addressing Another method used for driving an LCD and known as Multi-Line Addressing, requires the simultaneous energizing of more than a single row electrode, by means of selection impulses prolonged for an interval of time which is basically the same as the interval of time T of the Improved Alt & Pleshko drive, multiplied by the number of rows simultaneously energized and the simultaneous energizing of the column electrodes; values of voltage are applied to the latter which are suited for determining the turning on or off of all the pixels that belong to the rows energized simultaneously.
  • FIGs 2a-2c show the graphs of the waveforms of a voltage signal C1(t) applied to a column of a matrix of an LCD for determining two grey levels G1 and G2 as well as the white value W and black B according to the Improved Alt & Pleshko drive, in the various cases of modulation in width (Figure 2a), in frequency ( Figure 2b) and in width of impulse (PWM) ( Figure 2c).
  • the number of commutations of the waveforms of the signals applied to the columns for the case of pulse width modulation (PWM) ( Figure 2c) is greater in relation to the modulations in frequency ( Figure 2b) or in width (2a).
  • a high number of commutations determines an effect of "cross-talk", due to an increase in the overall quantity of load that is transferred on the adjacent pixels instead of on the pixel of destination. This is due to various factors: to the fact that a deformation of the waveform of the approximately exponential type is associated to every transition , to the fact that the queue of a row pulse in a period of elementary time T is partially overlapped to the column pulses of the successive period of time T, to the transient induced by the commutations of the row electrodes on the column electrodes.
  • the cross-talk effect entails a reduction in contrast in the LCD and a reduction of the ratio between the transmittance of the pixel that are on and that of the pixel that are off, with consequent reduction of the contrast.
  • the high number of commutations determines a further reduction of the contrast and a unevenness of visualization due to the modulation of the characteristic transmittance/effective voltage.
  • the object of the present invention is to present a driving method for grey scale LCD modules by means of PWM technique that minimizes the above described problems.
  • said object is reached by means of a method for driving LCD modules having a multiplicity of display elements placed in the intersections of a matrix having a plurality of row electrodes and a plurality of column electrodes, said method comprising a phase for scanning all the row electrodes of said matrix in an interval of scanning time, said phase comprising at least a first and a second successive phase both comprising the generation of a first signal suited for energizing at least one row electrode of said matrix for a preset interval of time less than said scanning time, the generation of second signals suited for energizing respectively each column electrode of said matrix simultaneously with the energizing of said at least one row electrode, said second signals being suited for determining the grey level of each display element of at least one row electrode energized by means of an alternance of values corresponding to distinct signal levels for intervals of time included in said preset interval of time by means of a PWM for each phase of said at least a first and a second phase, characterized in that said PWM
  • Vg Voff + x*(Von-Voff) with x belonging to the interval (0, 1)
  • FIG. 5 An implementation of the invention is shown in Figure 5.
  • it shows a graph of a waveform of a voltage signal C3(t) applied to a column of a matrix of an LCD for determining two grey levels G1 and G2 with a drive of rows according to the Improved Alt & Pleshko method and modulated with a PWM according to the invention; the grey levels G1 and G2 are obtained by means of the voltage values Voff and Von for respective periods of time T1off, T2off and T1on, T2on.
  • the waveform of the column signal is controlled for the determination of the grey level G1, so that a first period of time T1on in which the signal is at a voltage value Von is followed by a period of time T1off in which the signal is at a voltage value Voff; the waveform of the column signal for the second row of the matrix is controlled so that for the determination of the second grey level G2 in a first period of time T2off it assumes the voltage value Voff and in the successive period of time T2on it assumes the value Von.
  • the waveform of the column signal is controlled for the determination of the grey level G1, so that a first period of time T1on in which the signal is at a voltage value Von is followed by a period of time T1off in which the signal is at a voltage value Voff; the waveform of the column signal for the second row of the matrix is controlled so that for the determination of the second grey level G2 in a first period of time T2off it assumes the voltage value Voff and in the successive period of time T2on it assumes the value
  • Figure 4 shows a graph of a waveform of a voltage signal C2(t) applied to a column of a matrix of an LCD for determining two grey levels G1 and G2 according to an Improved Alt & Pleshko drive and modulated with a known PWM.
  • the waveform of the column signal is controlled for the determination of the grey level G1, so that a first period of time T1on in which the signal is at a voltage value Von is followed by a period of time T1off in which the signal is at a voltage value Voff;
  • the waveform of the column signal for the second row of the matrix is controlled so that for the determination of the second grey level G2 it assumes in a first period of time T2on the voltage value Von and in the successive period of time T2off it assumes the value Voff and so on for the rows following the second.
  • the overall number of commutations needed to produce the waveform of the voltage signal of Figure 5 is lower than the voltage signal of Figure 4 in a scanning interval.
  • the decrease of the commutations compared to the known art in the case of a scanning interval NT is 50%.
  • the voltage values that have to be supplied to each column electrode will depend on the state of all the pixels belonging to the column electrode and to the rows energized simultaneously.
  • Figure 7 shows a graph of a waveform of a voltage signal C5(t) applied to a column of a matrix of an LCD for determining four distinct grey levels according to Multi-Line Addressing drive of 4 rows simultaneously and modulated with a PWM according to the invention.
  • Figure 7 shows the waveforms, corresponding to 4 distinct grey levels, of the voltage signals C5 I (t)-C5 IV (t) which should be applied to the column electrode in the case in which the 4 rows are scanned one at a time (Improved Alt & Pleshko drive).
  • the waveform of the resulting voltage signal C5(t) in the Multi-Line Addressing case for the column electrode must consider the change of state in the time of the 4 pixels and the overall voltage values applied to the rows.
  • the waveform of the voltage signal C5(t) of Figure 7 is the waveform of a voltage signal applied to a column of a matrix of an LCD for determining four distinct grey levels according to Multi-Line Addressing drive of 4 rows simultaneously and modulated with a known PWM
  • the number of the commutations in two successive periods of elementary time T is lower for the waveform of the voltage signal C5(t) according to the invention ( Figure 7) compared to that known C4(t) ( Figure 6) (the commutation to the interface of the two periods of elementary time T is eliminated).
  • Figure 6 shows the waveforms, corresponding to 4 distinct grey levels , of the voltage signals C4 I (t)-C4 IV (t) which should be applied to the column electrode in the case in which the 4 rows are scanned one at a time (Improved Alt & Pleshko drive).
  • Figure 8 shows the waveforms relative to the row selection signals for the four rows selected Row0-Row3 and the matrix R of the row patterns corresponding to signals Row0-Row3 where the periods of time T0-T3 are sub periods of the period of elementary time T.
  • the waveform of the signal C5(t) in Figure 7 assumes three distinct levels of signal or distinct voltage values V1-V3 (such as the waveform of the signal C4(t) of Figure 6); this is a particular case as said signal can assume various distinct values.
  • V1-V3 such as the waveform of the signal C4(t) of Figure 6
  • the column waveform will assume three distinct voltage values which are kept specular passing from a period of elementary time T to a successive one.
  • the calculation of the column voltages can be expressed as the matrix product between the transposing of a matrix of information and the matrix R of the row patterns.
  • the information matrix is the matrix consisting of the patterns of information that define the on/off state of the pixels; in the case of 4 rows and 1 column we will have a matrix of information I that indicates the on/off state of the corresponding 4 pixels, indicating with 1 and 0 the on and off state of the pixels (on the LCD screen the on state and the off state are visualized respectively with a white pixel and a black one or vice versa).
  • the voltage values that the column signal assumes in each period of elementary time T is given by the difference between the column patterns of a matrix of information I memorized, in which the patterns of information are placed in columns, and the column patterns of the matrix of row R. Therefore, as shown in Figure 9, the voltage values assumed by the signal C5(t) are given by the differences between the column patterns of the matrix I and the first column pattern of the matrix R.
  • the image on the LCD screen is obtained in the following manner; in correspondence with each row pattern (that value that in a certain moment the four rows have applied), the column signal is such to make a contribution of effective voltage, to the pixel, which fixes its state at white, black or intermediate grey.
  • Figure 10 shows a possible example of circuit block diagram that implements the drive method with a PWM of the waveforms of the voltage signals applied to the columns according to the invention.
  • the circuit diagram of Figure 10 comprises the multiplexers 1, 2, 8, a counter register 3, comparators 4 and 7, the synchronous flip-flops 5 and 6 and an adding/subtracting block 9.
  • the circuit functions as follows.
  • the counter register 3 is loaded to the value 0 by means of the multiplexers 1 and 2; the synchronous flip-flop 6 transmits a command signal to the blocks 1, 8 and 9 so that the multiplexers 1 and 8 let the value M pass and the block 9 acts as adder and adds a unit U to the data in output to the register 3 and transmits the new data in input to the multiplexer 2; the output OUT is at the voltage signal level Von.
  • the comparator 7 suited for comparing the value of the data in output to the register 3 with the value M in output to the multiplexer 8, given that the data in output from the register 3 is lower than the value M, transmits a command signal to the multiplexer 2 so that the latter lets the data pass in output to the block 9.
  • the register 3 After each instant of elementary time, that is after each successive CLOCK strike, the register 3 will increase by a unit because of the multiplexer 2.
  • the comparator 4 When the value of the register 3 is equal to Q, the comparator 4 will transmit a command signal to the flip-flop 5 which changing state will make the waveform of the signal of the column electrode commutate from the value Von to the value Voff. The block 3 will continue increasing until it reaches the value Q.
  • the comparator 7 When the values of the data in output to the register counter 3 and the data in output to the multiplexer 8 are equal, that is equal to M, the comparator 7 will transmit a command signal to the synchronous flip-flop 6 so as to determine in it a change of state and to the multiplexer 2 so that the latter will let the output of the block 1 pass instead of from block 9.
  • the flip-flop 6 after the change of state commands the multiplexer 1 to let the value 0 pass, the block 9 to act to subtract from the value M and the block 8 to let the value 0 pass.
  • the cycle proceeds as previously described for the successive period of time T, but the level of the voltage signal on the terminal OUT will be initially equal to Voff.

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Liquid Crystal Display Device Control (AREA)
EP02425109A 2002-02-28 2002-02-28 Méthode d'attaque pour modules d'affichage à cristaux liquides avec niveaux de gris obtenus par techniques PWM et consommation d'énergie réduite Withdrawn EP1341150A1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
EP02425109A EP1341150A1 (fr) 2002-02-28 2002-02-28 Méthode d'attaque pour modules d'affichage à cristaux liquides avec niveaux de gris obtenus par techniques PWM et consommation d'énergie réduite

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP02425109A EP1341150A1 (fr) 2002-02-28 2002-02-28 Méthode d'attaque pour modules d'affichage à cristaux liquides avec niveaux de gris obtenus par techniques PWM et consommation d'énergie réduite

Publications (1)

Publication Number Publication Date
EP1341150A1 true EP1341150A1 (fr) 2003-09-03

Family

ID=27675810

Family Applications (1)

Application Number Title Priority Date Filing Date
EP02425109A Withdrawn EP1341150A1 (fr) 2002-02-28 2002-02-28 Méthode d'attaque pour modules d'affichage à cristaux liquides avec niveaux de gris obtenus par techniques PWM et consommation d'énergie réduite

Country Status (1)

Country Link
EP (1) EP1341150A1 (fr)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2004111988A1 (fr) * 2003-06-12 2004-12-23 Koninklijke Philips Electronics N. V. Dispositif d'affichage et procede permettant d'alimenter un dispositif d'affichage a consommation electrique reduite
WO2007028275A1 (fr) * 2005-09-07 2007-03-15 Zte Corporation Circuit de generation d'impulsion et circuit qui met en oeuvre une echelle des gris pour affichage a cristaux liquides en utilisant le circuit de generation d'impulsion
CN111161670A (zh) * 2020-03-02 2020-05-15 南京浣轩半导体有限公司 一种多行扫换行显示方法和芯片

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0788088A2 (fr) * 1996-01-16 1997-08-06 Canon Kabushiki Kaisha Dispositif à cristaux liquides utilisant alternativement différents signaux de commande
JPH10104579A (ja) * 1996-09-26 1998-04-24 Sanyo Electric Co Ltd 液晶表示装置および液晶セルの駆動方法
JPH11242465A (ja) * 1997-12-24 1999-09-07 Snk:Kk 画像表示装置および画像表示の制御方法
WO2000016305A1 (fr) * 1998-09-10 2000-03-23 Koninklijke Philips Electronics N.V. Dispositif matriciel de presentation
US6154189A (en) * 1997-02-27 2000-11-28 Seiko Epson Corporation Liquid crystal display panel drive method, segment driver, display controller and liquid crystal display device
US6169372B1 (en) * 1998-06-30 2001-01-02 Kabushiki Kaisha Toshiba Field emission device and field emission display

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0788088A2 (fr) * 1996-01-16 1997-08-06 Canon Kabushiki Kaisha Dispositif à cristaux liquides utilisant alternativement différents signaux de commande
JPH10104579A (ja) * 1996-09-26 1998-04-24 Sanyo Electric Co Ltd 液晶表示装置および液晶セルの駆動方法
US6154189A (en) * 1997-02-27 2000-11-28 Seiko Epson Corporation Liquid crystal display panel drive method, segment driver, display controller and liquid crystal display device
JPH11242465A (ja) * 1997-12-24 1999-09-07 Snk:Kk 画像表示装置および画像表示の制御方法
US6169372B1 (en) * 1998-06-30 2001-01-02 Kabushiki Kaisha Toshiba Field emission device and field emission display
WO2000016305A1 (fr) * 1998-09-10 2000-03-23 Koninklijke Philips Electronics N.V. Dispositif matriciel de presentation

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
PATENT ABSTRACTS OF JAPAN vol. 1998, no. 09 31 July 1998 (1998-07-31) *
PATENT ABSTRACTS OF JAPAN vol. 1999, no. 14 22 December 1999 (1999-12-22) *

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2004111988A1 (fr) * 2003-06-12 2004-12-23 Koninklijke Philips Electronics N. V. Dispositif d'affichage et procede permettant d'alimenter un dispositif d'affichage a consommation electrique reduite
US8022914B2 (en) 2003-06-12 2011-09-20 Nxp B.V. Display device and method for driving a display device with reduced power consumption
WO2007028275A1 (fr) * 2005-09-07 2007-03-15 Zte Corporation Circuit de generation d'impulsion et circuit qui met en oeuvre une echelle des gris pour affichage a cristaux liquides en utilisant le circuit de generation d'impulsion
CN111161670A (zh) * 2020-03-02 2020-05-15 南京浣轩半导体有限公司 一种多行扫换行显示方法和芯片

Similar Documents

Publication Publication Date Title
EP0193728B1 (fr) Système de commande d'affichage
EP0807921B1 (fr) Procédé de commande d'un dispositif d'affichage à cristaux liquides
JP3508114B2 (ja) 液晶装置及びその駆動方法並びに駆動回路
KR100220959B1 (ko) 액정구동방법 및 액정표시장치
JPS644197B2 (fr)
JPH02135419A (ja) 液晶表示装置の駆動法
EP0371665B1 (fr) Dispositif d'affichage et méthode de contrôle d'un affichage
US5754152A (en) Drive method and drive unit for a liquid crystal display device reducing variation of applied voltage dependent upon display patterns
JPS6019196A (ja) 液晶表示装置の駆動方法及びその装置
US7023409B2 (en) Drive schemes for gray scale bistable cholesteric reflective displays utilizing variable frequency pulses
US4701025A (en) Liquid crystal display device with driving method to eliminate blur due to frequency dependence
EP1341150A1 (fr) Méthode d'attaque pour modules d'affichage à cristaux liquides avec niveaux de gris obtenus par techniques PWM et consommation d'énergie réduite
CN100578935C (zh) 脉冲产生电路及利用该脉冲产生电路实现液晶灰度的电路
CN101089935A (zh) 一种用于液晶显示器驱动的灰度混合调制低功耗电路
EP0384403B1 (fr) Méthode de contrôle d'un affichage à gradations multiples et dispositif d'affichage à gradations multiples
Panikumar et al. Displaying gray shades in passive matrix LCDs using successive approximation
JPH08241060A (ja) 液晶表示装置及びその駆動方法
JPH04269789A (ja) 電気光学的表示装置
JPH10161610A (ja) 液晶表示装置
KR20050085067A (ko) 액정 디스플레이 장치
JP4694684B2 (ja) 液晶表示パネルの駆動方法
JP3501157B2 (ja) 液晶装置の駆動方法と駆動回路および液晶装置
JPH05307369A (ja) 液晶パネルの駆動方法
JPH11184436A (ja) 液晶表示装置の駆動方法
JP3152218B2 (ja) 液晶表示装置

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR

AX Request for extension of the european patent

Extension state: AL LT LV MK RO SI

AKX Designation fees paid
REG Reference to a national code

Ref country code: DE

Ref legal event code: 8566

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 20040304