EP1217512A3 - Circuit arithmétique et procédé arithmétique - Google Patents

Circuit arithmétique et procédé arithmétique Download PDF

Info

Publication number
EP1217512A3
EP1217512A3 EP01128119A EP01128119A EP1217512A3 EP 1217512 A3 EP1217512 A3 EP 1217512A3 EP 01128119 A EP01128119 A EP 01128119A EP 01128119 A EP01128119 A EP 01128119A EP 1217512 A3 EP1217512 A3 EP 1217512A3
Authority
EP
European Patent Office
Prior art keywords
memory
arithmetic
variables
read
memories
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP01128119A
Other languages
German (de)
English (en)
Other versions
EP1217512A2 (fr
EP1217512B1 (fr
Inventor
Kohji IBM United Kingdom Ltd. Takano
Akashi IBM United Kingdom Ltd. Satoh
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of EP1217512A2 publication Critical patent/EP1217512A2/fr
Publication of EP1217512A3 publication Critical patent/EP1217512A3/fr
Application granted granted Critical
Publication of EP1217512B1 publication Critical patent/EP1217512B1/fr
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/40—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using contact-making devices, e.g. electromagnetic relay
    • G06F7/44—Multiplying; Dividing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3824—Operand accessing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
    • G06F7/72—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers using residue arithmetic
    • G06F7/728—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers using residue arithmetic using Montgomery reduction

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Computing Systems (AREA)
  • Mathematical Physics (AREA)
  • Electromagnetism (AREA)
  • Complex Calculations (AREA)
  • Advance Control (AREA)
  • Memory System (AREA)
EP01128119A 2000-12-19 2001-11-27 Circuit arithmétique et procédé arithmétique Expired - Lifetime EP1217512B1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2000386069 2000-12-19
JP2000386069A JP3709553B2 (ja) 2000-12-19 2000-12-19 演算回路および演算方法

Publications (3)

Publication Number Publication Date
EP1217512A2 EP1217512A2 (fr) 2002-06-26
EP1217512A3 true EP1217512A3 (fr) 2008-03-05
EP1217512B1 EP1217512B1 (fr) 2009-08-19

Family

ID=18853225

Family Applications (1)

Application Number Title Priority Date Filing Date
EP01128119A Expired - Lifetime EP1217512B1 (fr) 2000-12-19 2001-11-27 Circuit arithmétique et procédé arithmétique

Country Status (8)

Country Link
US (1) US6772942B2 (fr)
EP (1) EP1217512B1 (fr)
JP (1) JP3709553B2 (fr)
KR (1) KR100441036B1 (fr)
CN (1) CN1221891C (fr)
AT (1) ATE440320T1 (fr)
DE (1) DE60139597D1 (fr)
TW (1) TW530260B (fr)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2404487A (en) * 2003-07-31 2005-02-02 Sony Uk Ltd Access control for digital storage medium content
JP4408712B2 (ja) 2004-01-26 2010-02-03 富士通マイクロエレクトロニクス株式会社 多倍長データ積和演算処理回路及びモンゴメリ積和剰余演算回路
JP4544870B2 (ja) 2004-01-26 2010-09-15 富士通セミコンダクター株式会社 演算回路装置
JP4663421B2 (ja) * 2005-06-24 2011-04-06 日本電信電話株式会社 離散対数演算装置、方法及びプログラム
US8028015B2 (en) * 2007-08-10 2011-09-27 Inside Contactless S.A. Method and system for large number multiplication
JP5097138B2 (ja) 2009-01-15 2012-12-12 シャープ株式会社 モンゴメリ乗算のための演算回路及び暗号回路
CN101751242B (zh) * 2009-12-22 2013-08-21 无锡中星微电子有限公司 一种数据处理方法及系统
TW201217993A (en) * 2010-10-20 2012-05-01 Huafan University employing operation on decomposed matrices to reduce operation amount for single matrix per unit time for light-weighting matrix operation process in simpler operation circuit
CN102360281B (zh) * 2011-10-31 2014-04-02 中国人民解放军国防科学技术大学 用于微处理器的多功能定点乘加单元mac运算装置
CN102999313B (zh) * 2012-12-24 2016-01-20 飞天诚信科技股份有限公司 一种基于蒙哥马利模乘的数据处理方法
KR101633960B1 (ko) 2013-08-27 2016-06-27 배종훈 유아 세정보조기구
JP6193699B2 (ja) * 2013-09-27 2017-09-06 株式会社ソシオネクスト 演算回路
TWI549090B (zh) * 2014-08-29 2016-09-11 Portable sensing operation device
CN106156614B (zh) * 2015-03-25 2018-12-28 北京南瑞智芯微电子科技有限公司 一种抵抗故障攻击的防护方法和装置
IL239880B (en) * 2015-07-09 2018-08-30 Kaluzhny Uri Simplified montgomery multiplication
TWI580243B (zh) * 2015-10-06 2017-04-21 瑞昱半導體股份有限公司 解密裝置、方法及電路
TWI575924B (zh) * 2015-10-06 2017-03-21 瑞昱半導體股份有限公司 解密裝置、方法及電路
US10534836B2 (en) * 2016-12-06 2020-01-14 Gsi Technology Inc. Four steps associative full adder
CN109814838B (zh) * 2019-03-28 2024-04-12 贵州华芯半导体技术有限公司 获取加解密运算中的中间结果组的方法、硬件装置和系统

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2318890A (en) * 1996-10-31 1998-05-06 Motorola Ltd Co-processor for performing modular multiplication
WO1999027437A1 (fr) * 1997-11-26 1999-06-03 Atmel Corporation Appareil pour arithmetique multiprecision d'entiers
EP0947914A1 (fr) * 1998-03-30 1999-10-06 Rainbow Technologies Inc. Méthode et appareille à multiplication modulaire informatiquement efficace

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3689893A (en) * 1969-05-09 1972-09-05 Olivetti & Co Spa Accounting machine processor
US4539635A (en) * 1980-02-11 1985-09-03 At&T Bell Laboratories Pipelined digital processor arranged for conditional operation
US4488252A (en) * 1982-02-22 1984-12-11 Raytheon Company Floating point addition architecture
JPS6198476A (ja) * 1984-10-19 1986-05-16 Casio Comput Co Ltd カードターミナル
US4985848A (en) * 1987-09-14 1991-01-15 Visual Information Technologies, Inc. High speed image processing system using separate data processor and address generator
US5146592A (en) * 1987-09-14 1992-09-08 Visual Information Technologies, Inc. High speed image processing computer with overlapping windows-div
US4955024A (en) * 1987-09-14 1990-09-04 Visual Information Technologies, Inc. High speed image processing computer with error correction and logging
US4862407A (en) * 1987-10-05 1989-08-29 Motorola, Inc. Digital signal processing apparatus
KR920006283B1 (ko) * 1988-02-19 1992-08-03 미쯔비시덴끼 가부시끼가이샤 디지탈신호 처리방식
US5337395A (en) * 1991-04-08 1994-08-09 International Business Machines Corporation SPIN: a sequential pipeline neurocomputer
JP2906792B2 (ja) * 1991-11-15 1999-06-21 日本電気株式会社 ディジタルプロセッサ及びその制御方法
US5260898A (en) * 1992-03-13 1993-11-09 Sun Microsystems, Inc. Result cache for complex arithmetic units
JPH07253965A (ja) * 1994-03-16 1995-10-03 Fujitsu Ltd 積和演算器
KR0138859B1 (ko) * 1994-12-06 1998-06-15 양승택 다중 명령어 다중 데이타형 신경망 전용 디지탈 어레이 프로세서 및 이를 이용해 구성된 시스템
JPH0969061A (ja) * 1995-08-30 1997-03-11 Sony Corp ビデオ信号用プロセツサ
AU7550496A (en) * 1995-10-06 1997-04-28 Advanced Micro Devices Inc. Unified multi-function operation scheduler for out-of-order execution in a superscalar processor
WO1998018078A1 (fr) * 1996-10-24 1998-04-30 Mitsubishi Denki Kabushiki Kaisha Micro-ordinateur dont la memoire et le processeur se trouvent sur une meme puce
JP3616897B2 (ja) * 1998-01-27 2005-02-02 富士通株式会社 モンゴメリ法による乗算剰余計算装置
US5939693A (en) * 1998-02-02 1999-08-17 Motorola Inc. Polynomial calculator device, and method therefor
JP3829504B2 (ja) * 1998-02-16 2006-10-04 株式会社デンソー 情報処理装置
US6560754B1 (en) * 1999-05-13 2003-05-06 Arc International Plc Method and apparatus for jump control in a pipelined processor

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2318890A (en) * 1996-10-31 1998-05-06 Motorola Ltd Co-processor for performing modular multiplication
WO1999027437A1 (fr) * 1997-11-26 1999-06-03 Atmel Corporation Appareil pour arithmetique multiprecision d'entiers
EP0947914A1 (fr) * 1998-03-30 1999-10-06 Rainbow Technologies Inc. Méthode et appareille à multiplication modulaire informatiquement efficace

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
DENG YULIANG ET AL: "Implementation of RSA cryptoprocessor based on Montgomery algorithm", SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY, 1998. PROCEEDINGS. 1998 5TH INTERNATIONAL CONFERENCE ON BEIJING, CHINA 21-23 OCT. 1998, PISCATAWAY, NJ, USA,IEEE, US, 21 October 1998 (1998-10-21), pages 524 - 526, XP010347090, ISBN: 0-7803-4306-9 *

Also Published As

Publication number Publication date
KR100441036B1 (ko) 2004-07-21
US20020074391A1 (en) 2002-06-20
CN1221891C (zh) 2005-10-05
EP1217512A2 (fr) 2002-06-26
JP3709553B2 (ja) 2005-10-26
US6772942B2 (en) 2004-08-10
JP2002207589A (ja) 2002-07-26
DE60139597D1 (de) 2009-10-01
EP1217512B1 (fr) 2009-08-19
CN1366234A (zh) 2002-08-28
KR20020050105A (ko) 2002-06-26
ATE440320T1 (de) 2009-09-15
TW530260B (en) 2003-05-01

Similar Documents

Publication Publication Date Title
EP1217512A3 (fr) Circuit arithmétique et procédé arithmétique
EP0735463A3 (fr) Processeur d'ordinateur avec fichier de régistres à largeur de bande réduite de porte lecture et/ou écriture
JPS5743247A (en) Information processing equipment
WO1998013740A3 (fr) Procede et dispositif pour repliquer des donnees memoire dans un microprocesseur evolue
WO2001097007A3 (fr) Coprocesseur mathematique
KR960012011A (ko) 데이타 억세스로부터 파이프라인 단들 사이의 차이로 인한 시간 손실을 제거하는 반도체 파이프라인 메모리 장치
KR850004680A (ko) 집적 프로세서
WO2001016717A8 (fr) Unite de commande et support d'enregistrement
MY126879A (en) Storing stack operands in registers
CA2205830A1 (fr) Processeur pour l'execution d'operations de deplacement sur des donnees condensees
CA2219844A1 (fr) Methode et appareil de verification de memoires multiport
IL129058A (en) Circuit and method for implementing single-cycle read/write operation(s), and random access memory including the circuit and/or practicing the method
EP1324190A3 (fr) Système de traitement de données avec unité de lecture-modification-écriture
CA2242740A1 (fr) Appareil et methode de traitement de donnees
DE50014893D1 (de) Mikroprozessoranordnung und Verfahren zum Betreiben einer Mikroprozessoranordnung
MY135903A (en) Result partitioning within simd data processing systems
AU2001226324A1 (en) Method and apparatus for improved computer load and store operations
ATE81731T1 (de) Vektorschlange in computern mit vektorregister.
KR890015119A (ko) 데이타 처리기
WO2000020973A3 (fr) Procede et systeme de gestion de la memoire
TW364979B (en) Program execution method and program execution device
JPS63136710A (ja) デイジタル信号処理回路
JPS5851353A (ja) プログラム制御回路
EP0788112A3 (fr) Circuit d'adressage de mémoire
JPS5921059B2 (ja) アドレス計算処理方式

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR

AX Request for extension of the european patent

Free format text: AL;LT;LV;MK;RO;SI

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR

AX Request for extension of the european patent

Extension state: AL LT LV MK RO SI

17P Request for examination filed

Effective date: 20080902

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

AKX Designation fees paid

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR

RIC1 Information provided on ipc code assigned before grant

Ipc: G06F 7/72 20060101AFI20081023BHEP

Ipc: G06F 9/302 20060101ALI20081023BHEP

Ipc: G06F 9/38 20060101ALI20081023BHEP

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

17Q First examination report despatched

Effective date: 20090226

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: CH

Ref legal event code: NV

Representative=s name: IBM RESEARCH GMBH ZURICH RESEARCH LABORATORY INTEL

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

REF Corresponds to:

Ref document number: 60139597

Country of ref document: DE

Date of ref document: 20091001

Kind code of ref document: P

REG Reference to a national code

Ref country code: GB

Ref legal event code: 746

Effective date: 20091009

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20090819

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20090819

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20091130

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20090819

NLV1 Nl: lapsed or annulled due to failure to fulfill the requirements of art. 29p and 29m of the patents act
PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20090819

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20090819

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20091221

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20090819

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MC

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20091130

Ref country code: BE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20090819

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

26N No opposition filed

Effective date: 20100520

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20091130

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20091120

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20091130

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20091127

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20101203

Year of fee payment: 10

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20090819

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20091127

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20090819

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

Effective date: 20120731

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20111130

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20201117

Year of fee payment: 20

Ref country code: DE

Payment date: 20201102

Year of fee payment: 20

REG Reference to a national code

Ref country code: DE

Ref legal event code: R071

Ref document number: 60139597

Country of ref document: DE

REG Reference to a national code

Ref country code: GB

Ref legal event code: PE20

Expiry date: 20211126

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF EXPIRATION OF PROTECTION

Effective date: 20211126

REG Reference to a national code

Ref country code: DE

Ref legal event code: R082

Ref document number: 60139597

Country of ref document: DE

Representative=s name: KUISMA, SIRPA, FI