EP1181816A1 - Procede et appareil pour sortie d'affichage foveal a resolution double - Google Patents

Procede et appareil pour sortie d'affichage foveal a resolution double

Info

Publication number
EP1181816A1
EP1181816A1 EP00915857A EP00915857A EP1181816A1 EP 1181816 A1 EP1181816 A1 EP 1181816A1 EP 00915857 A EP00915857 A EP 00915857A EP 00915857 A EP00915857 A EP 00915857A EP 1181816 A1 EP1181816 A1 EP 1181816A1
Authority
EP
European Patent Office
Prior art keywords
output
resolution
group
imager
outputs
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP00915857A
Other languages
German (de)
English (en)
Other versions
EP1181816A4 (fr
Inventor
Nathaniel Joseph Mccaffrey
Lambert Ernest Wixson
Gooitzen Siemen Van Der Wal
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Digital Imaging Systems GmbH
Original Assignee
Dialog Semiconductor GmbH
Sarnoff Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Dialog Semiconductor GmbH, Sarnoff Corp filed Critical Dialog Semiconductor GmbH
Publication of EP1181816A1 publication Critical patent/EP1181816A1/fr
Publication of EP1181816A4 publication Critical patent/EP1181816A4/fr
Withdrawn legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
    • H04N25/40—Extracting pixel data from image sensors by controlling scanning circuits, e.g. by modifying the number of pixels sampled or to be sampled
    • H04N25/46—Extracting pixel data from image sensors by controlling scanning circuits, e.g. by modifying the number of pixels sampled or to be sampled by combining or binning pixels
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
    • H04N25/70—SSIS architectures; Circuits associated therewith
    • H04N25/76—Addressed sensors, e.g. MOS or CMOS sensors

Definitions

  • the present invention is related to the field of solid state imagers. More specifically, the present invention is related to providing concurrent dual resolution outputs of imaging devices.
  • an Active Pixel Sensor (APS) imager is formed by arranging photoelectric or photosensitive, solid state devices in a rectangular or square array. Each photoelectric solid state device, termed a "pixel,” converts photonic energy into an electrical charge and outputs the APS imager.
  • Imager arrays of 512 x 512, 1024 x 1024 and 2048 x 2048 pixels are well known in the art.
  • an image is created by serially reading out the electric charge of each pixel cell in the imager array by selecting a row and then sequentially reading the electrical charge of each pixel cell in the selected row. After the last pixel cell in the selected row is read, a next row is selected and the pixel cell read out process repeats, row by row, until each pixel cell has been read.
  • sequentially reading the image array rows entitled "progressive" scanning, after each row is completely scanned, the pixel cells in the next adjacent row are read or scanned.
  • the array rows are scanned in sequential order, i.e., row 1, 2, 3 through M.
  • another scanning method entitled "interlaced" scanning, after a selected row is scanned, the scan proceeds to a next non-contiguous row.
  • alternate rows are scanned in the order 1, 3, 5, through M-1 and then 2, 4, 6, through M, where M is an even number of rows.
  • a high-resolution imager containing a large number of pixel cells is necessary.
  • the number of pixel cells contained in the imager array determines the resolution of the imager. For example, an array of 2048 x2048 pixels has a resolution sixteen times greater than an array of 512 x 512.
  • High-resolution imagery is typically desired to obtain a clear and sharp image.
  • the time necessary to read the entire image significantly increases. This time to read the image, known as the image Frame time, is determined by the pixel read out speed and the total number of pixels in the imager array.
  • the Frame time is determined by the number of pixel cells that must be read. Accordingly, as the resolution increases, the Frame time also increases. Increased Frame time causes moving images to appear to change in a sporadic and irregular manner. For example, objects moving faster that the Frame time may appear to jump from one position to another rather than smoothly transitioning between these positions. Hence, there is a need to provide a high-resolution imager with a Frame time of a short enough duration to capture transitions smoothly while maintaining an acceptable image quality field of view.
  • a method and apparatus for providing dual-resolution read out from a solid state CMOS Active Pixel Sensor (APS) imager is presented.
  • the present invention provides for a first output that generates a low resolution, wide field of view (WFOV) image, and a second output that generates a higher resolution, narrow field of view (NFOV) image.
  • the high-resolution output is generated using the outputs of individual pixel cells in the image array, while the low-resolution output is generated by combining a plurality of pixel cells into a single output.
  • WFOV and an NFOV image read out processor an entire image may be quickly scanned and displayed using a low resolution image, while at least one designated area of the imager array may be displayed using a high resolution image
  • the high-resolution output may overwrite or replace a low-resolution image.
  • the high-resolution image may be directed to a second device to display high-resolution images independently of a lower resolution image.
  • Figure 1 illustrates a prior art pixel cell and associated control logic used in APS pixel arrays
  • Figure 2 illustrates a block diagram implementation of a dual-resolution foveating array in accordance with the principles of the invention
  • Figure 3a illustrates an exemplary embodiment of dual-resolution circuitry according to the principles of the invention
  • Figure 3b illustrates a second exemplary embodiment of the dual-resolution circuitry according to the principles of the invention
  • Figure 4 illustrates an exemplary embodiment of the dual-resolution circuit logic in a foveating array in accordance with the principles of the invention
  • Figure 5a depicts a scene to be digitally captured
  • Figure 5b depicts a low-resolution digital image of the scene illustrated in Figure 5a;
  • Figure 5c illustrates an exemplary high-resolution region within the low-resolution image illustrated in Figure 5b;
  • Figure 5d illustrates a high-resolution image of the high -resolution region of the scene illustrated in Figure 5a
  • Figure 5e illustrates a foveating image created in accordance with an exemplary operation of the dual-resolution array in accordance with the principles of the invention
  • FIG. 6 illustrates an exemplary system using the dual-resolution foveating array in accordance with the principles of the invention.
  • a CMOS APS imager includes a pixel area and a read out/processing logic.
  • the pixel area consists of a photosensitive area for photoelectron generation in a matrix configuration, addressing circuitry and amplification circuits that operate to address and access individual pixel cells.
  • the read out and processing area provides for signal conditioning of input and output data.
  • Figure 1 illustrates a typical CMOS APS pixel cell and associated processing circuitry and logic.
  • solid state photoelectric device 100 is used to collect photonic energy over a designated time period and convert the collected energy into an electrical charge.
  • the electrical charge is then amplified by amplifier circuit 106, and by the appropriate selection of Row Select Switch 104 and Column Select Switch 102, the amplified electrical charge is transferred to video output line 110.
  • reset switch 108 is activated to return the pixel cell charge to a nominal value. This reset prevents electrical charge collected before the read out from influencing electrical charge collected during the next period of photon collection.
  • Figure 2 illustrates a typical row and column arrangement of pixel cells 100 and corresponding logic circuitry used to sequentially read out the electrical data from the pixel cells 100.
  • a plurality of pixel cells 100 are arranged in an M x N array of twelve pixel cells 100 per row in eight rows —i.e., 12 x 8 imager array.
  • pixel cells 240, 241, 242 and 243 represent a limited number of individual pixel cells 100 that are included in a first row of twelve pixel cells.
  • pixel cells 250, 251, 252 and 253 represent a limited number of individual pixel cells 100 that are included in a second row of twelve pixel cells.
  • Row Select Lines 200, 202, 204 and 206 actually extend to address each of the pixel cells in rows 1, 2, 3 and 4 respectively and have been limited in Figure 2 to addressing the middle set of pixel cells only to provide clarity to the illustration.
  • the electrical charges collected in the first row of pixel cells may be serially read out on output line 110 by selecting Row Select Line 200 and selecting each individual Column Line 216, 214, 212 and 210 used to address pixel cells 240, 241, 242 and 243.
  • column lines 216, 214, 212 and 210 are selected in sequential order.
  • the processing continues to serially collect electrical charges in the next row (row 2) by selecting Row Select Line 202 and selecting the individual column lines 216, 214, 212 and 210.
  • array 215 is composed of sixteen pixel cells 100 arranged as a 4 x 4 array. In this configuration the array 215 is deemed a single entity with a single output 230, which is formed as a composite of the outputs of the pixel cells within the array (in this case, sixteen pixel cells). Array 215 can be composed of any number of pixel cells 100 that may be addressed as a single entity.
  • output of array 215 is selected by activating Group Select line 220, which causes an output to be generated, concurrently, from each pixel cell in the array.
  • the concurrently generated outputs are then merged together to form a single composite output 230.
  • Similar groups of P x Q arrays having similar merged outputs may be created throughout the entire imager array.
  • These P x Q arrays may then be superimposed upon the individual addressing lines, represented by Row Select Lines 200, 202, 204, and 206 and Column Select Lines 216, 214, 212 and 210. In this overlapping of addressing lines, outputs of the individual pixel cells, 240-243, 250-253, 260-263 and 270-273 and the composite output 230 may thus be obtained. These outputs may be obtained substantially concurrently or sequentially.
  • Figure 3a illustrates one exemplary embodiment of logic circuitry used to achieve pixel cell dual read out in accordance with the principles of the invention.
  • a dual output pixel 101 has a first output that is connected to corresponding amplifiers 106 and row and column switches 104 and 102, respectively, and second output that is grouped together to form a single composite output through amplifier 320.
  • six dual output pixel cells 101 are arranged " in a 2 x 3 array wherein the two rows are labeled row m and row m+1, respectively, and the three columns are labeled n, n+1 and n+2, respectively. It should be understood that it is not intended to limit the array size to that illustrated.
  • the number of pixel cells 101 in each row and in each column may be expanded to include any number of pixel cells.
  • P x Q arrays of any rectangular or square arrangement can be created in accordance with the principle of the invention.
  • a pixel cell output may be transmitted to output line 110 by activating, or closing the appropriate row and column switches.
  • the output of pixel cell 101a is directed to output line 110 by selecting Row Select line 200 and Column Select line 216.
  • the selection of Row Select Line 200 causes switches 104a through 104c to close, and the selection of Column Select line 216 causes switch 102a to close.
  • the output of pixel cell 101c is directed to Output line 110 by selecting Row Select line 200 and Column Select line 210.
  • the selection of Column Select line 210 causes switch 102c to close.
  • each pixel cell within Row n may be read out on output line 110 by selecting line 210 and by selecting, in a sequential order, each Column Select line in the dual resolution imager (Column Select lines 216, 214 and 210).
  • the composite output of array 215 can be output to Group output 230 by selecting Group Row Select 300 and Group Column Select 360.
  • the selection of Group Row Select 300 and Group Column Select 360 may be performed concurrently, or sequentially, with the selection of Row Select lines and Column Select lines.
  • selecting Group Row Select 300 causes switches 310a through 310f to close, and the second outputs of the corresponding pixel cells (101a through lOlf) are combined in amplifier 320.
  • switch 330 closes and the combined output is made available as Group Output line 400 through amplifier 340.
  • amplifier 320 is a summing amplifier that sums the values on the corresponding input lines.
  • the output of amplifier 320 may be an average of the values on the corresponding input lines.
  • each second output of a dual output pixel cell can be directed to an amplifier that adjusts the pixel cell output value by a pre-determined amount.
  • Illustrated in Figure 3b are amplifiers 380a through 380f that adjust a corresponding pixel cell second output. When the gains of amplifiers 380a through 380f are set substantially equal, the pixel cell outputs provided to summing amplifier 320 correspond to the level of energy collected in the cells.
  • each pixel cell second output may be adjusted based on an amplifier gain value that is determined from the position of the pixel cell within the P x Q array.
  • pixel cells closer to the center of the P x Q array have a greater weight than pixel cells toward the edges of the array.
  • the amplifier gains may be Gaussian distributed based on the position of the pixel cell in the array.
  • Figure 4 illustrates one exemplary embodiment of an imager array architecture in accordance with the principle of the invention. Illustrated is a 6 x 4-pixel imager array that is divided into four pixel cell groups using a 3 x 2 pixel cell group, similar to pixel cell group 215 of Figure 3a. As should be understood, the illustrated array is merely representative of an imager in accordance with the principles of the invention and that array imagers may be constructed of any number of rows and columns of pixel cells.
  • individual dual output pixel cells 101a through lOlf constitute a first pixel group that is addressable by selecting Group Row Select line 300 and Group Column Select line 360. The selection of Group Row Select 300 and Group Column
  • pixel cells lOlg through 1011 constitute a second pixel group that is addressable by selecting Group Row Select line 300 and Group Column Select line 361.
  • the selection of Group Row Select line 300 and Group Column Select line 361 cause switches 301 and 331, respectively, to close and output 233 is made available on Group Output 400.
  • the two remaining pixel groups similarly, are addressed by Group Row Select 221 and Group Column Select 360 and 361, respectively. These two groups generate outputs 232 and 231, respectively, which are made available on Group Output 400.
  • an image may be created that is of lower resolution than the capability of the imager array.
  • a dual-output pixel cell is used as a basic pixel cell in the imager array.
  • a high-resolution image of a selected region may then be obtained by reading one output of each pixel cell in the selected region, while a low resolution image may be obtained by reading the combined outputs of each pixel cell groups.
  • a high resolution output can be achieved in a region containing only pixel cells lOla-lOlf and 101m- lOlr by reading the outputs of these individual cells while a low-resolution image can be concurrently obtained by reading the composite outputs of these same pixel cells.
  • the high-resolution image has a resolution approximately six times better than the corresponding low-resolution image.
  • Group Reset line 410 that may be used to reset each pixel cell within at least one pixel group.
  • the single Group Reset line 410 resets all the pixel cells in the entire 6 x 4-imager array.
  • a plurality of Group Reset lines one for each pixel cell group may also be included.
  • a pixel cell group may be reset after a pixel cell group is read out rather than waiting for the entire image to be read.
  • only a single Reset line 108 has been included in the embodiment illustrated in Figure 4.
  • FIG. 5a represents an exemplary image 500 that is desired for display.
  • each pixel cell in the imager array captures a portion of the image 500 and each pixel must be read out.
  • Figure 5b illustrates a digital representation of the image 500 using the low-resolution output.
  • the low-resolution output is obtained by processing the composite output of a plurality of pixel cell groups.
  • the low-resolution image is advantageous as the Frame time is held to a minimal value. However, the image does not display the clarity that is desired.
  • Figure 5c illustrates a selected region 530 where a high-resolution image is desired.
  • region 530 a high-resolution output is obtained by reading the output of each individual pixel cell.
  • the selection of region 530 may be based on object recognition algorithms, user selection and intervention, or motion analysis algorithms. For example, a user may use a mouse or joystick or keyboard inputs to outline at least one desired area of high-resolution display. In the embodiment of a user interface, a joystick is the preferred mode.
  • Figure 5d illustrates the high-resolution image 540 obtained by reading the first output of each pixel cell within region 530.
  • Image 540 utilizes the high-resolution capability of the imager array while using only a portion of the time that is required to read the entire image in high- resolution mode.
  • Figures 5b and 5d may be displayed as two disjoint images on the same imaging devices. They can also be displayed on different imaging devices.
  • high-resolution details of a selected region of the image may be viewed while the low-resolution image 510, as illustrated in Figure 5b, remains available to a user for viewing. Accordingly, each pixel cell group in the array is read to obtain a complete low-resolution image.
  • the image 540 of Figure 5d may be merged with the image of
  • FIG. 5b the background image 510 remains in low-resolution mode while the high-resolution image 540 is concurrently displayed in high-resolution mode.
  • a foveated image 550 is created.
  • This foveated image 550 is advantageous as only those regions that are of interest are displayed with high resolution while the Frame time is not substantially increased over the time to create the entire low-resolution image 510.
  • the low- resolution image 510 and high-resolution image 540 may be created concurrently, the time to create the foveated image 550 is not substantially increased over the time to create the low- resolution image 510.
  • the scanning logic can prevent the low-resolution pixel groups from being read, as it is known that this data will be overwritten.
  • the time to read the imager array is reduced as the number of pixel groups read is reduced by the size of the selected foveating regions. For example, in a 2048 x 2048 CMOS APS imager having arrays composed of 4 x 4 dual output pixel cells, a high-resolution image would be a full 2048 x 2048 pixels and a low-resolution image would be reduced to 512 x 512.
  • the high-resolution image has a frame rate that is sixteen times lower than the low-resolution image when equal output clocking frequencies are used. Selecting, for example, a high-resolution image area of 400 x 400 pixels, the low-resolution image would be reduced to 412 x 412 ((2048 - 400)/4). Thus, the number of pixel group outputs is reduced from 512 to 412.
  • FIG. 6 illustrates a system incorporating the dual-resolution imager of the present invention.
  • An imaging device in this example, a camera 600, outputs a WFOV image 602 and a NFOV image 604 to processor 610.
  • Processor 610 then may output the two images to separate displays 620, 630 or combine the images into a composite image that is displayable on a single display 640.
  • Processor 610 also provides inputs 608 to imager 600 to define the number and size of the NOFV images.

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Transforming Light Signals Into Electric Signals (AREA)
  • Closed-Circuit Television Systems (AREA)

Abstract

La présente invention concerne un procédé et un appareil destinés à effectuer une lecture à résolution double sur un imageur CMOS capteur de pixel actif (APS) (215) présentant à la fois des sorties d'affichage simultanées à basse et à haute résolution. L'imageur (215) utilise des chemins de lecture double (230,110) de manière à augmenter la vitesse de trame du large champ de vision tout en donnant simultanément des images haute résolution pour l'identification d'objet. La première sortie (230) d'imageur consiste en une sortie à large champ de vision (WFOV) qui utilise une résolution plus faible que l'on peut utiliser afin de déterminer l'emplacement d'objets dans le champ. La seconde sortie (110) d'imageur consiste en un champ étroit de vision (NFOV) qui contient au moins une sous trame du total de l'image. La seconde image(s) peut être utilisée afin de remplacer ou de recouvrir des segments de l'image WFOV. Ainsi, l'imageur à résolution double (215) permet d'obtenir en même temps un suivi d'image haute résolution tout en maintenant une faible résolution sur le reste de l'image.
EP00915857A 1999-02-24 2000-02-24 Procede et appareil pour sortie d'affichage foveal a resolution double Withdrawn EP1181816A4 (fr)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US510812 1983-07-05
US12026899P 1999-02-24 1999-02-24
US120268P 1999-02-24
US51081200A 2000-02-23 2000-02-23
PCT/US2000/004690 WO2000051345A1 (fr) 1999-02-24 2000-02-24 Procede et appareil pour sortie d'affichage foveal a resolution double

Publications (2)

Publication Number Publication Date
EP1181816A1 true EP1181816A1 (fr) 2002-02-27
EP1181816A4 EP1181816A4 (fr) 2006-11-02

Family

ID=26818222

Family Applications (1)

Application Number Title Priority Date Filing Date
EP00915857A Withdrawn EP1181816A4 (fr) 1999-02-24 2000-02-24 Procede et appareil pour sortie d'affichage foveal a resolution double

Country Status (3)

Country Link
EP (1) EP1181816A4 (fr)
JP (1) JP2003526231A (fr)
WO (1) WO2000051345A1 (fr)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7333146B1 (en) 1999-10-02 2008-02-19 Takeharu Etoh Image capturing apparatus for adjusting a relative position between an image sensor and an optical axis
US6953249B1 (en) 2001-01-29 2005-10-11 Maguire Jr Francis J Method and devices for displaying images for viewing with varying accommodation
US7130490B2 (en) * 2001-05-14 2006-10-31 Elder James H Attentive panoramic visual sensor
US6794627B2 (en) * 2001-10-24 2004-09-21 Foveon, Inc. Aggregation of active pixel sensor signals
GB0202506D0 (en) * 2002-02-02 2002-03-20 Qinetiq Ltd Reconfigurable detector array
DE10210327B4 (de) 2002-03-08 2012-07-05 Arnold & Richter Cine Technik Gmbh & Co. Betriebs Kg Digitale Laufbildkamera
DE10218313B4 (de) * 2002-04-24 2018-02-15 Arnold & Richter Cine Technik Gmbh & Co. Betriebs Kg Digitale Laufbildkamera
JP4514182B2 (ja) * 2002-05-21 2010-07-28 キヤノン株式会社 画像形成装置及び放射線検出装置
JP4016796B2 (ja) * 2002-10-22 2007-12-05 オムロン株式会社 車載用撮像装置及びそれを用いた車両運転支援装置
US9635287B2 (en) * 2011-10-11 2017-04-25 Raytheon Company Method and apparatus for integrated sensor to provide higher resolution, lower frame rate and lower resolution, higher frame rate imagery simultaneously
EP2662827B1 (fr) 2012-05-08 2016-01-13 Axis AB Analyse vidéo
WO2014114741A1 (fr) 2013-01-25 2014-07-31 Innovaciones Microelectrónicas S.L. (Anafocus) Fonction de configuration de région d'intérêt avancée pour des capteurs d'images
ES2729736T3 (es) * 2013-01-25 2019-11-05 Teledyne Innovaciones Microelectronicas Slu Función automática de región de interés para sensores de imagen
JP6298667B2 (ja) * 2014-03-17 2018-03-20 株式会社ジェイ・ティ 撮像表示装置、撮像表示装置の制御方法及びそのプログラム
DE102017205630A1 (de) * 2017-04-03 2018-10-04 Conti Temic Microelectronic Gmbh Kameravorrichtung und Verfahren zur Erfassung eines Umgebungsbereichs eines Fahrzeugs
JP6836076B2 (ja) * 2017-12-28 2021-02-24 キヤノンマーケティングジャパン株式会社 情報処理装置、及びその制御方法、プログラム

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5574275A (en) * 1995-03-23 1996-11-12 Northrop Grumman Corporation Adjustable resolution optical sensor

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07117380B2 (ja) * 1986-07-18 1995-12-18 アンリツ株式会社 受光変換装置
US5262871A (en) * 1989-11-13 1993-11-16 Rutgers, The State University Multiple resolution image sensor
DE69427051T2 (de) * 1993-05-28 2001-09-06 Canon Kk Photoelektrische Umwandlungsanordnung
US5452004A (en) * 1993-06-17 1995-09-19 Litton Systems, Inc. Focal plane array imaging device with random access architecture

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5574275A (en) * 1995-03-23 1996-11-12 Northrop Grumman Corporation Adjustable resolution optical sensor

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of WO0051345A1 *

Also Published As

Publication number Publication date
WO2000051345A9 (fr) 2001-06-28
EP1181816A4 (fr) 2006-11-02
WO2000051345A1 (fr) 2000-08-31
WO2000051345A8 (fr) 2001-06-07
JP2003526231A (ja) 2003-09-02

Similar Documents

Publication Publication Date Title
WO2000051345A1 (fr) Procede et appareil pour sortie d'affichage foveal a resolution double
US7551203B2 (en) Picture inputting apparatus using high-resolution image pickup device to acquire low-resolution whole pictures and high-resolution partial pictures
JP4531251B2 (ja) 放射線を画像化するためのデバイス
US7091466B2 (en) Apparatus and method for pixel binning in an image sensor
KR101241702B1 (ko) 고체 촬상 소자, 그 구동 방법 및 촬상 장치
JP4582198B2 (ja) 固体撮像装置、撮像装置、固体撮像装置の駆動方法
EP0346102A2 (fr) Dispositif capteur d'image à l'état solide
EP1040650B1 (fr) Dispositif d'imagerie par rayonnement
EP2099215A1 (fr) Dispositif d'imagerie semi-conducteur, procédé de commande du dispositif d'imagerie semi-conducteur et dispositif d'imagerie
US20120113119A1 (en) Super resolution infrared imaging system
US5790191A (en) Method and apparatus for preamplification in a MOS imaging array
Panicacci et al. Programmable multiresolution CMOS active pixel sensor
KR20100133806A (ko) 이미지 디스플레이 방법 및 장치
EP3787283A1 (fr) Dispositif d'imagerie, et procédé de commande d'un dispositif d'imagerie
CN111656772B (zh) 摄像装置和电子设备
CN113242344B (zh) 图像传感器、摄像头组件和移动终端
US8054375B2 (en) Physical quantity detecting device, method of driving the physical quantity detecting device and imaging apparatus
US6486912B1 (en) Image sensor with sampling control system
JP4286091B2 (ja) 固体撮像装置
JP2000324397A (ja) 固体撮像素子
EP2611142B1 (fr) Dispositif d'image avec lecteur des colonnes
WO2000070865A1 (fr) Procede et appareil servant a pourvoir des imageurs optiques d'une resolution multiple adaptative
Pain et al. Dynamically reconfigurable vision with high performance CMOS active pixel sensors (APS)
JP3251042B2 (ja) 高速撮影装置
Choi et al. A spatial-temporal multi-resolution CMOS image sensor with adaptive frame rates for moving objects in the region-of-interest

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20010904

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: DIALOG SEMICONDUCTOR GMBH

RBV Designated contracting states (corrected)

Designated state(s): DE FR GB IT NL

A4 Supplementary search report drawn up and despatched

Effective date: 20061002

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: DIALOG IMAGING SYSTEMS GMBH

17Q First examination report despatched

Effective date: 20070828

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 20080308