EP0992971A2 - Appareil et procédé pour la conversion de signaux vidéo, unité d'affichage d'images les utilisant et récepteur de télévision - Google Patents

Appareil et procédé pour la conversion de signaux vidéo, unité d'affichage d'images les utilisant et récepteur de télévision Download PDF

Info

Publication number
EP0992971A2
EP0992971A2 EP99307683A EP99307683A EP0992971A2 EP 0992971 A2 EP0992971 A2 EP 0992971A2 EP 99307683 A EP99307683 A EP 99307683A EP 99307683 A EP99307683 A EP 99307683A EP 0992971 A2 EP0992971 A2 EP 0992971A2
Authority
EP
European Patent Office
Prior art keywords
video signal
converter
lines
pixels
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP99307683A
Other languages
German (de)
English (en)
Other versions
EP0992971A3 (fr
Inventor
Ikuo C/o Sony Corporation Someya
Akira C/o Sony Corporation Shimizu
Nobuo c/o Sony Corporation Ueki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Publication of EP0992971A2 publication Critical patent/EP0992971A2/fr
Publication of EP0992971A3 publication Critical patent/EP0992971A3/fr
Withdrawn legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/003—Details of a display terminal, the details relating to the control arrangement of the display terminal and to the interfaces thereto
    • G09G5/005—Adapting incoming signals to the display format of the display terminal
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00—Television systems
    • H04N7/01—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T3/00—Geometric image transformation in the plane of the image
    • G06T3/40—Scaling the whole image or part thereof
    • G06T3/4007—Interpolation-based scaling, e.g. bilinear interpolation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00—Television systems
    • H04N7/01—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level
    • H04N7/0125—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level one of the standards being a high definition standard
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0229—De-interlacing
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2340/00—Aspects of display data processing
    • G09G2340/04—Changes in size, position or resolution of an image
    • G09G2340/0407—Resolution change, inclusive of the use of different resolutions for different screen areas
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/003—Details of a display terminal, the details relating to the control arrangement of the display terminal and to the interfaces thereto
    • G09G5/006—Details of the interface to the display terminal
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00—Television systems
    • H04N7/01—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level
    • H04N7/0135—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level involving interpolation processes
    • H04N7/0145—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level involving interpolation processes the interpolation being class adaptive, i.e. it uses the information of class which is determined for a pixel based upon certain characteristics of the neighbouring pixels

Definitions

  • the present invention relates to a video signal converter and a conversion method of video signal, as well as an image display unit using the converter and conversion method, and a television receiver.
  • the present invention relates to a video signal convertion wherein a video signal of high image quality can be provided.
  • the video signal S NT according to NTSC means a video signal according to an interlaced scanning method, in which the number of lines in a vertical direction thereof is 525.
  • the number of effective lines in the vertical direction of each field is 240 and when a sampling frequency is 13.5 MHz, the number of effective pixels in a horizontal direction is 720.
  • a video signal S XG corresponding to XGA is a video signal, for example, according to a sequential scanning method.
  • the number of effective lines in a vertical direction is 768 and the number of effective pixels in a horizontal direction is 1024.
  • an interpolation circuit 200 as shown in Fig. 2 is used as a video signal converter for acquiring a video signal S XG corresponding to XGA based upon a video signal S NT according to NTSC.
  • a video signal S XG corresponding to XGA is generated by applying interpolation processing such as the nearest interpolation, linear interpolation and cubic interpolation to a video signal S NT according to NTSC.
  • the number of effective lines in the vertical direction of each field of the video signal S NT according to NTSC is 240 while the number of effective lines in a vertical direction of a video signal S XG corresponding to XGA is 768. Therefore, line number conversion processing of 3.2 times in relation to a vertical direction, in which 240 lines are converted to 760 lines, is executed in the interpolation circuit 200. If conversion exceeding double as described above is performed, the sharpness of an image is lost and an the quality of an image is deteriorated even if interpolation processing including many taps is used.
  • ' ⁇ ' in Fig. 3A shows a video signal S NT according to NTSC.
  • ' ⁇ ' in Fig. 15B shows a video signal S XG corresponding to XGA after line number conversion.
  • the deterioration of the quality of an image described above is also similarly caused in case processing for converting the number of pixels in a horizontal direction to the number exceeding double is executed.
  • a video signal S XG corresponding to XGA is acquired based upon a video signal S PL according to Phase Alternation by Line color television (PAL) with the number of lines in a vertical direction of 625, which is a video signal according to an interlaced scanning method, the quality of an image is also deteriorated.
  • PAL Phase Alternation by Line color television
  • An aim of the present invention is to provide video signal conversion for deriving a video signal of high image quality even if the number of lines in a vertical direction and/or the number of pixels in a horizontal direction of a video signal is changed significantly.
  • a video signal converter comprising an image adaptive first converter for increasing the number of lines in a vertical direction or the number of pixels in a horizontal direction of a first video signal by n times to acquire a second video signal, and a second converter for increasing the number of lines in the vertical direction or the number of pixels in the horizontal direction of the second video signal by m times to acquire a third video signal.
  • a video signal conversion method comprising a first conversion step of increasing the number of lines in a vertical direction or the number of pixels in a horizontal direction of a first video signal by n times to acquire a second video signal by applying an image adaptive conversion processing to the first video signal, and a second conversion step of increasing the number of lines in the vertical direction or the number of pixels in a horizontal direction of the second video signal by m times to acquire a third video signal by applying a conversion processing to the second video signal.
  • an image display unit comprising a video signal converter for converting the number of lines or the number of pixels of an input video signal to acquire an output video signal, and an image display for displaying an image based upon said output video signal.
  • This video signal converter comprises an image adaptive first converter for increasing the number of lines or the number of pixels of a first video signal as said input video signal by n times to acquire a second video signal, and a second converter for increasing the number of lines or the number of pixels of said second video signal by m times to acquire a third video signal as said output video signal.
  • a television receiver comprising a receiving section for receiving a television broadcasting signal, a video signal converting section for acquiring a converted video signal by converting the number of lines or the number of pixels of a received video signal received by said receiving section and an image display for displaying an image based upon said converted video signal.
  • the video signal converting section comprises an image adaptive first converter for increasing the number of lines or the number of pixels of a first video signal as said received video signal by n times to acquire a second video signal and a second converter for increasing the number of lines or the number of pixels of said second video signal by m times to acquire a third video signal as said converted video signal.
  • an image adaptive first converter performs image adaptive conversion processing to the first video signal to acquire the second video signal wherein the number of lines in a vertical direction or the number of pixels in a horizontal direction of the first video signal is increased by n times, for example, double.
  • the image adaptive conversion processing the number of lines in a vertical direction or the number of pixels in a horizontal direction is converted not by mere interpolation processing using neighboring pixel signals but by acquiring required pixel signals according to estimation operation using, for example, a linear estimation expression.
  • the second converter performs conversion processing to the second video signal to acquire the third video signal wherein the number of lines in a vertical direction or the number of pixels in a horizontal direction of the second video signal is increased by m times.
  • the conversion processing the number of lines in a vertical direction or the number of pixels in a horizontal direction of the second video signal is converted by mere interpolation processing using, for example, neighboring pixel signals.
  • the second video signal is acquired by applying image adaptive conversion processing to the first video signal so that the second video signal has high image quality.
  • the third video signal is acquired by applying conversion processing to the second video signal.
  • the third video signal in which the number of lines in a vertical direction or the number of pixels in a horizontal direction of the first video signal is increased by 'n x m' times, is obtained by applying mere interpolation processing to the second video signal.
  • the third video signal has high image quality and is free of the deterioration of the quality of an image.
  • image adaptive conversion processing is performed to the first video signal to acquire the second video signal wherein the number of lines in a vertical direction or the number of pixels in a horizontal direction of the first video signal is increased by n times.
  • the conversion processing by, for example, interpolation is performed to the second video signal to acquire the third video signal wherein the number of lines in a vertical direction or the number of pixels in a horizontal direction of the second video signal is increased by m times.
  • the third video signal is finally increased by 'n x m' times of the first video signal in the number of lines in a vertical direction or the number of pixels in a horizontal direction.
  • the existing image adaptive converter for example, a double-speed converter can be used.
  • Fig. 4 shows the configuration of a television receiver 10 embodying the invention.
  • the television receiver 10 comprises a receiving antenna 11 and a tuner 12 for acquiring a video signal S NT according to NTSC by applying broadcasting station selecting processing, intermediate frequency amplifying processing, detection processing and others to a television broadcasting signal (an RF modulating signal) received by the receiving antenna 11.
  • the television receiver 10 also comprises a video signal converter 13 for performing processing for converting the number of lines in a vertical direction and the number of pixels in a horizontal direction to a video signal S NT received from the tuner 12 to acquire a video signal S XG corresponding to XGA, a liquid crystal display (LCD) 15 and a driver 14 for driving the LCD 15 based upon the video signal S XG so as to display on LCD 15 an image based upon the above video signal S XG .
  • a video signal converter 13 for performing processing for converting the number of lines in a vertical direction and the number of pixels in a horizontal direction to a video signal S NT received from the tuner 12 to acquire a video signal S XG corresponding to XGA
  • LCD liquid crystal display
  • the receiving antenna 11 receives a television broadcasting signal and supplies it to the tuner 12.
  • an intermediate frequency signal relating to a television broadcasting signal of a predetermined channel selected by operation of a user for selecting a broadcasting station is acquired from the received television broadcasting signal.
  • the tuner 12 applies detection processing to the intermediate frequency signal and then, a video signal S NT according to NTSC is acquired.
  • the tuner 12 transmits the video signal S NT according to NTSC to a video signal converter 13.
  • the converter 13 performs the processing for converting the number of lines in a vertical direction and the number of pixels in a horizontal direction to the received video signal S NT and then, a video signal S XG corresponding to XGA is acquired. That is, a signal in each field of the video signal S NT according to NTSC has the number of lines of 252.5 (effective line number is 240) and the number of pixels of 858 (effective pixel number is 720). Such the signal is converted to a signal in each frame of a video signal S XG corresponding to XGA having the number of lines of 840 (effective line number is 768) and the number of pixels of 1220 (effective pixel number is 1024).
  • the video signal converter 13 transmits the video signal S XG corresponding to XGA to a driver 14 and then, the liquid crystal display 15 displays an image composed of '1024 x 768' pixels on the basis of the video signal S XG .
  • the converter 13 comprises an image adaptive double-speed conversion circuit 100 for converting a video signal S NT according to NTSC to a video signal S 2N according to the interlaced scanning method in which respective the number of lines in a vertical direction and the number of pixels in a horizontal direction are doubled, and an interpolation circuit 180 for converting the video signal S 2N to a video signal S XG corresponding to XGA.
  • the interpolation circuit 180 is composed like the interpolation circuit 200, which is the related art as described above. That is, the interpolation circuit 180 carries out mere interpolation processing of the number of lines in a vertical direction or the number of pixels in a horizontal direction the video signal S 2N using neighboring pixel signals such as the nearest interpolation, linear interpolation and cubic interpolation. In the meantime, the conversion circuit 100 carries out conversion of the number of lines in a vertical direction or the number of pixels in a horizontal direction of the video signal S NT by estimation operation, for example, using a linear estimation expression, not mere interpolation processing using neighboring pixel signals, to acquire required pixel signals.
  • a video signal S NT according to NTSC is supplied to the image adaptive double-speed conversion circuit 100.
  • the image adaptive double-speed conversion circuit 100 converts the number of lines in a vertical direction and the number of pixels in a horizontal direction of the received video signal S NT respectively to the double number according to image adaptive conversion processing and generates a video signal S 2N .
  • a signal shown in Fig. 6A in each field of the video signal S NT according to NTSC having the line number of 262.5 (effective line number is 240) and the number of pixels of 858 (the number of effective pixels is 720) is converted to a signal shown in Fig. 6B in each field of the video signal S 2N having line number of 525 lines (effective line number is 480) and number of pixels of 1716 pixels (the number of effective pixels is 1440).
  • the interpolation circuit 180 carries out the mere interpolation processing that the number of lines in a vertical direction and the number of pixels in a horizontal direction of the received video signal S 2N are converted using neighboring pixel signals and generates a video signal S XG corresponding to XGA.
  • a signal in each field of the video signal S 2N having the line number of 525 (effective line number is 480) and the number of pixels of 1716 (the number of effective pixels is 1440) is converted to a signal in each frame of the video signal S XG corresponding to XGA having the line number of 840 (effective line number is 768) and the number of pixels of 1220 (the number of effective pixels is 1024).
  • the conversion circuit 100 comprises an input terminal 101 for inputting a video signal S NT according to NTSC and an A/D converter 102 for converting the video signal S NT to a digital signal (hereinafter called SD pixel data).
  • the conversion circuit 100 also comprises an area extracting circuit 103 for extracting SD pixel data from SD pixel data SD output from the A/D converter 102, SD pixel data being in an area corresponding to predetermined HD pixel data to be estimated out of said pixel data composing the video signal S 2N (hereinafter called HD pixel data), and an adaptive dynamic range coding (ADRC) circuit 104 for applying ADRC processing to SD pixel data extracted by the area extracting circuit 103, deciding a class (a space class) mainly showing a waveform in space and outputting class information.
  • ADRC adaptive dynamic range coding
  • Figs. 9 and 10 shows positional relationship between SD pixel and HD pixel. If HD pixel data y is to be estimated, the area extracting circuit 103 extracts SD pixel data k 1 to k 5 , for example, in the vicinity of the HD pixel data y, as shown in Fig. 11.
  • the ADRC circuit 104 executes operation such that each SD pixel data is compressed, for example, from 8-bit data to 2-bit data, to make a pattern showing the level distribution of the SD pixel data extracted by the area extracting circuit 103.
  • Compressed data (a requantized code) qi corresponding to each SD pixel data is output as the class information of a space class from the ADRC circuit 104.
  • ADRC is an adaptive requantizing method developed for high-performance coding for a video tape recorder (VTR).
  • VTR video tape recorder
  • the ADRC is used in this embodiment for making a pattern showing the level distribution of SD pixel data extracted by the area extracting circuit 103.
  • [ ] in the expression (1) means round-down processing.
  • the conversion circuit 100 comprises an area extracting circuit 105 for extracting SD pixel data in an area corresponding to predetermined HD pixel data to be estimated from SD pixel data output from the A/D converter 102, and a motion class deciding circuit 106 for deciding a class for showing the degree of motion mainly (a motion class) based upon SD pixel data extracted by the area extracting circuit 105 and outputting class information.
  • an area extracting circuit 105 for extracting SD pixel data in an area corresponding to predetermined HD pixel data to be estimated from SD pixel data output from the A/D converter 102
  • a motion class deciding circuit 106 for deciding a class for showing the degree of motion mainly (a motion class) based upon SD pixel data extracted by the area extracting circuit 105 and outputting class information.
  • the area extracting circuit 105 illustratively extracts ten pieces of SD pixel data m 1 to m 5 and n 1 to n 5 in the vicinity of the HD pixel data y, as shown in Fig. 12, when the HD pixel data y is to be estimated.
  • interframe differential is calculated based upon SD pixel data, mi and ni, extracted by the area extracting circuit 105. Further, threshold processing is applied to the average value of the absolute value of the interframe differential and the motion class deciding circuit 106 outputs the information MV of a motion class, which is an index of motion.
  • the average value AV of the absolute value of the interframe differential is calculated according to an expression (2) .
  • Nb in the following expression (2) is 5.
  • the motion class-deciding circuit 106 compares the average value AV calculated as described above with one or plural thresholds and acquires class information MV. For example, three thresholds, th 1 , th 2 and th 3 (th 1 ⁇ th 2 ⁇ th 3 ), are prepared and when AV ⁇ th 1 in case four motion classes are decided, MV is 0. When th 1 ⁇ AV ⁇ th 2 , MV is 1. When th 2 ⁇ AV ⁇ th 3 , MV is 2. When th 3 ⁇ AV, MV is 3.
  • the conversion circuit 100 comprises a class code generating circuit 107 for acquiring a class code CL showing a class to which HD pixel data to be estimated belongs based upon the requantized code qi as the class information of the space class output from the ADRC circuit 104 and the class information MV of a motion class output from the motion class deciding circuit 106.
  • the operation of a class code CL is executed according to an expression (3).
  • Na denotes the number of SD pixel data extracted by the area extracting circuit 103
  • p denotes the number of requantization bits in the ADRC circuit 104.
  • the conversion circuit 100 comprises a ROM table 108 for storing coefficient data for a linear estimation expression every class, which is used in an estimation arithmetic circuit 110 described later.
  • the class code generating circuit 107 supplies a class code CL to the ROM table 108 as reading address information.
  • the ROM table 108 outputs coefficient data wi corresponding to a class code CL.
  • the conversion circuit 100 comprises an area extracting circuit 109 for extracting SD pixel data in an area corresponding to predetermined HD pixel data to be estimated, from the SD pixel data SD output from the A/D converter 102, and an estimation arithmetic circuit 110 for operating HD pixel data to be estimated based upon the SD pixel data extracted by the area extracting circuit 109 and the coefficient data wi read from the ROM table 108 as described above.
  • the area extracting circuit 109 illustratively extracts SD pixel data, x 1 to x 25 , in the vicinity of the HD pixel data y, as shown in Fig. 13, when the HD pixel data y is to be estimated.
  • the estimation arithmetic circuit 110 operates the HD pixel data y to be estimated according to a linear estimation expression (4) based upon the SD pixel data xi extracted by the area extracting circuit 109 and the coefficient data wi read from the ROM table 108.
  • n in the expression (4) that is, the number of taps is 25.
  • the conversion circuit 100 comprises a D/A converter 111 for converting HD pixel data sequentially output from the estimation arithmetic circuit 110 to an analog signal and acquiring a video signal S 2N , and an output terminal 112 for outputting the video signal S 2N .
  • the A/D converter 102 converts the video signal S NT according to NTSC to a digital signal and generates SD pixel data.
  • the area extracting circuit 103 extracts said SD pixel data ki in a predetermined area corresponding to predetermined HD pixel data y to be estimated out of HD pixel data composing a video signal S 2N , from SD pixel data output from the A/D converter 102.
  • the ADRC circuit 104 performs the ADRC processing to each extracted SD pixel data ki and acquires a requantized code qi as the class information of a space class (mainly, classification for representing a waveform in space).
  • the area extracting circuit 105 extracts the SD pixel data, mi and ni, in a predetermined area corresponding to the above HD pixel data y to be estimated, from the SD pixel data output from the A/D converter 102.
  • the motion class-deciding circuit 106 acquires the class information MV showing a motion class (mainly, classification for showing the degree of motion) based upon the extracted SD pixel data, mi and ni.
  • the class code generating circuit 107 acquires the class code CL as class information showing a class to which HD pixel data y to be estimated belongs based upon the above motion class information MV and a requantized code qi acquired by the above ADRC circuit 104.
  • the class code CL is supplied to the ROM table 108 as reading address information and the ROM table 108 transmits coefficient data wi corresponding to a class to which HD pixel data y to be estimated belongs.
  • the area extracting circuit 109 extracts SD pixel data xi in apredetermined area corresponding to the above HD pixel data y to be estimated, from the SD pixel data output from the A/D converter 102.
  • the estimation arithmetic circuit 110 operates HD pixel data y to be estimated using a linear estimation expression based upon the extracted SD pixel data xi and the coefficient data wi read from the ROM table 108 as described above.
  • the D/A converter 111 converts the HD pixel data y sequentially output from the estimation arithmetic circuit 110 to an analog signal to acquire a video signal S 2N and the video signal S 2N is output to the output terminal 112.
  • the ROM table 108 stores the coefficient data in a linear estimation expression corresponding to each class as described above.
  • an observation equation (5) in case X is input data, W is a predictive coefficient and Y is a predictive value will be examined.
  • m denotes the number of learned data and n denotes the number of predictive taps.
  • the least square method is applied to data collected by the observation equation (5).
  • a residual equation (6) will be examined based upon the observation equation (5).
  • equations of the same number as an unknown number n can be set up, the most probable value of each wi can be acquired.
  • simultaneous equations are solved using Gauss-Jordan method of elimination and others.
  • Fig. 14 is a flowchart showing the above learning of a predictive coefficient. An input signal and a teaching signal for prediction should be prepared beforehand.
  • a step ST1 the combination of a predictive pixel value acquired based upon the teaching signal and n pieces of pixel values of a predictive tap acquired based upon the input signal is generated as learned data.
  • a step ST2 it is judged whether the generation of learned data is finished or not.
  • a class to which the predictive pixel value in the learned data belongs is decided in a step ST3. The class is decided based upon predetermined number of pixel values acquired from the input signal corresponding to the predictive pixel value, and a space class and others are decided by the above ADRC processing.
  • a normal equation shown in an expression (11) is generated using the learned data generated in the step ST1, that is, a predictive pixel value and n pieces of pixel values of a predictive tap.
  • the operation of the steps ST1 to ST4 is repeated until the generation of learned data is finished and a normal equation in which many learned data are registered is generated.
  • step ST2 When the generation of learned data is finished in the step ST2, a normal equation generated every class is solved in a step ST5 and n pieces of predictive coefficients wi every class are acquired. In a step ST6, the predictive coefficients wi are registered in a memory the addresses of which are divided every class. The learning flow is finished.
  • the coefficient data generator 150 previously generates coefficient data wi stored every class in the ROM table 108 of the conversion circuit 100 shown in Fig. 8 according to the above principle of learning.
  • Fig. 15 shows an example of the configuration of the coefficient data generator 150.
  • the above coefficient data generator 150 comprises an input terminal 151 to which HD pixel data composing a video signal S 2N as a teaching signal is supplied, and a thinning circuit 152 for applying horizontal and vertical thinning filter processing to the HD pixel data and acquiring SD pixel data composing a video signal S NT according to NTSC as an input signal.
  • the thinning circuit 152 performs the thinning processing to HD pixel data, not shown, so that the number of lines in a vertical direction in a filed becomes a half by a vertical thinning filer and further, the number of pixels in a horizontal direction in the field becomes a half by a horizontal thinning filter.
  • Figs. 9 and 10 show positional relationship between SD pixel and HD pixel.
  • the coefficient data generator 150 also comprises an area extracting circuit 155 for sequentially extracting SD pixel data SD in a predetermined area from the SD pixel data SD output from the thinning circuit 152 according to respective plural pieces of HD pixel data as a predictive pixel value out of HD pixel data supplied to the input terminal 151, and an ADRC circuit 156 for applying ADRC processing to the SD pixel data sequentially extracted by the area extracting circuit 155, deciding class (a space class) representing a waveform in space mainly and outputting class information.
  • an area extracting circuit 155 for sequentially extracting SD pixel data SD in a predetermined area from the SD pixel data SD output from the thinning circuit 152 according to respective plural pieces of HD pixel data as a predictive pixel value out of HD pixel data supplied to the input terminal 151
  • an ADRC circuit 156 for applying ADRC processing to the SD pixel data sequentially extracted by the area extracting circuit 155, deciding class (a space class) representing a waveform in space mainly and outputting class information
  • the area extracting circuit 155 is composed like the area extracting circuit 103 in the above conversion circuit 100.
  • the extracting circuit 155 illustratively extracts SD pixel data k 1 to k 5 in the vicinity of HD pixel data y, as shown in Fig. 11, according to HD pixel data y as a predictive pixel value.
  • the ADRC circuit 156 is also composed like the ADRC circuit 104 in the above conversion circuit 100.
  • the ADRC circuit 156 outputs a requantized code qi as class information showing a space class every SD pixel data in a predetermined area extracted respectively corresponding to each HD pixel data as a predictive pixel value.
  • the coefficient data generator 150 comprises an area extracting circuit 157 for sequentially extracting SD pixel data in a predetermined area from SD pixel data SD output from the thinning circuit 152 respectively corresponding to each HD pixel data as the above predictive pixel value, and a motion class deciding circuit 158 for deciding a class (a motion class) for showing the degree of motion mainly based upon SD pixel data extracted by the area extracting circuit 157 and outputting class information.
  • an area extracting circuit 157 for sequentially extracting SD pixel data in a predetermined area from SD pixel data SD output from the thinning circuit 152 respectively corresponding to each HD pixel data as the above predictive pixel value
  • a motion class deciding circuit 158 for deciding a class (a motion class) for showing the degree of motion mainly based upon SD pixel data extracted by the area extracting circuit 157 and outputting class information.
  • the area extracting circuit 157 is composed like the area extracting circuit 105 in the above conversion circuit 100.
  • the area extracting circuit 157 illustratively extracts ten pieces of SD pixel data m 1 to m 5 and n 1 to n 5 in the vicinity of HD pixel data y, as shown in Fig. 12, corresponding to HD pixel data y as a predictive pixel value.
  • the motion class deciding circuit 158 is also composed like the motion class deciding circuit 106 in the above conversion circuit 100.
  • the motion class deciding circuit 158 outputs the class information MV of a motion class, which is an index of motion, every SD pixel data in a predetermined area extracted respectively corresponding to each HD pixel data as predictive pixel value.
  • the coefficient data generator 150 comprises a class code generating circuit 159 for acquiring a class code CL based upon a requantized code qi as the class information of a space class output from the ADRC circuit 156 and the class information MV of a motion class output from the motion class deciding circuit 158.
  • the class code generating circuit 159 is composed like the class code generating circuit 107 in the above conversion circuit 100.
  • the class code generating circuit 159 outputs a class code CL showing a class to which HD pixel data belongs respectively corresponding to each HD pixel data as a predictive pixel value.
  • the coefficient data generator 150 comprises an area extracting circuit 160 for sequentially extracting SD pixel data in a predetermined area as a predictive tap value from SD pixel data SD output from the thinning circuit 152 respectively corresponding to each HD pixel data as a predictive pixel value.
  • the area extracting circuit 160 is composed like the area extracting circuit 109 in the above conversion circuit 100.
  • the area extracting circuit 160 illustratively extracts 25 pieces of SD pixel data, x 1 to x 25 , in the vicinity of HD pixel data y, as shown in Fig. 13, corresponding to HD pixel data y as a predictive pixel value.
  • the coefficient data generator 150 comprises a normal equation generating circuit 161 for generating a normal equation (refer to the expression (11)) for generating n pieces of coefficient data wi every class based upon each HD pixel data y as a predictive pixel value acquired according to HD pixel data supplied to the input terminal 151, SD pixel data xi as a predictive tap pixel value sequentially extracted by the area extracting circuit 160 respectively corresponding to each HD pixel data y as a predictive pixel value, and a class code CL output from the class code generating circuit 159 respectively corresponding to each HD pixel data y as a predictive pixel value.
  • a normal equation generating circuit 161 for generating a normal equation (refer to the expression (11)) for generating n pieces of coefficient data wi every class based upon each HD pixel data y as a predictive pixel value acquired according to HD pixel data supplied to the input terminal 151, SD pixel data xi as a predictive tap pixel value sequentially extracted by the area extracting circuit 160 respectively corresponding to
  • the normal equation generating circuit 161 generates a normal equation in which many learned data are registered.
  • the timing of SD pixel data xi supplied from the area extracting circuit 160 to the normal equation generating circuit 161 can be performed by arranging a delay circuit for timing, not shown, before the area extracting circuit 160.
  • the coefficient data generator 150 comprises a predictive coefficient deciding circuit 162 for acquiring coefficient data (a predictive coefficient) wi every class by receiving the data of a normal equation generated every class by the normal equation generating circuit 161 and solving the normal equation generated every class, and a memory 163 for storing the above acquired coefficient data wi.
  • a normal equation is solved, for example, by a sweep method and others and then, the coefficient data wi is acquired.
  • HD pixel data HD composing a video signal S 2N as a teaching signal is supplied to the input terminal 151.
  • the thinning circuit 152 performs the horizontal and vertical thinning processing and others to the HD pixel data HD and acquires SD pixel data SD composing a video signal S NT according to NTSC as an input signal.
  • the area extracting circuit 155 extracts the SD pixel data ki in a predetermined area sequentially from the SD pixel data SD output from the thinning circuit 152 respectively corresponding to each HD pixel data y as a predictive pixel value acquired from HD pixel data HD supplied to the input terminal 151.
  • the ADRC circuit 156 performs ADRC processing to each extracted SD pixel data ki and acquires a requantized code qi as the class information of a space class (mainly, classification for representing a waveform in space).
  • the area extracting circuit 157 extracts SD pixel data, mi and ni, in a predetermined area sequentially from the SD pixel data SD output from the thinning circuit 152 respectively corresponding to each HD pixel data y as a predictive pixel value.
  • the motion class deciding circuit 158 acquires class information MV showing a motion class (mainly, classification for showing the degree of motion) based upon each extracted SD pixel data, mi and ni.
  • the class code generating circuit 159 acquires a class code CL as class information showing a class to which each HD pixel data y as a predictive pixel value belongs, based upon the class information MV and the requantized code qi acquired by the above ADRC circuit 156.
  • the area extracting circuit 160 extracts SD pixel data xi in a predetermined area sequentially from SD pixel data SD output from the thinning circuit 152 respectively corresponding to each HD pixel data y as a predictive pixel value.
  • the normal equation generating circuit 161 generates a normal equation for generating n pieces of coefficient data wi every class based upon each HD pixel data y as a predictive pixel value acquired from HD pixel data HD supplied to the input terminal 151, SD pixel data xi as a predictive tap pixel value sequentially extracted by the area extracting circuit 160 respectively corresponding to each HD pixel data y as a predictive pixel value and a class code CL output from the class code generating circuit 159 respectively corresponding to each HD pixel data y as a predictive pixel value.
  • the predictive coefficient deciding circuit 162 the normal equation is solved, the coefficient data wi every class is acquired and the coefficient data wi is stored in the memory 163 the addresses of which are divided every class.
  • the ADRC circuits 104 and 156 are provided as information compressing means for making a pattern of a spacial waveform with the small number of bits.
  • this invention is not limited to these circuits. Any information compressing means that may represent a pattern of a signal waveform with the small number of bits may be also provided, and compression means such as differential pulse code modulation (DPCM) and vector quantization (VQ) may be also used.
  • DPCM differential pulse code modulation
  • VQ vector quantization
  • the image adaptive double-speed conversion circuit 100 in the video signal converter 13 doubles the number of lines in relation to a vertical direction, afterward, the interpolation circuit 180 increases the number of lines by 1.6 times, and finally, line number conversion processing of 3.2 times is executed (see Fig. 2) .
  • image adaptive conversion processing is executed in the conversion circuit 100, a video signal S 2N of high image quality is acquired without depressing a video signal S NT according to NTSC.
  • the liquid crystal display 15 can display an image of high image quality.
  • the number of lines in a vertical direction is finally increased by 3.2 times.
  • the video signal converter 13 composed of the image adaptive double-speed conversion circuit 100 and the interpolation circuit 180 is used as described above and a video signal of high image quality can be acquired.
  • This case can be easily executed only by changing conversion magnification in the interpolation circuit 180. That is, even if the final conversion magnification of the number of lines in a vertical direction or the number of pixels in a horizontal direction is changed, the existing double-speed conversion circuit 100 can be used as it is and then, a video signal of high image quality can be acquired.
  • a video signal S 2N according to the interlaced scanning method in which the number of lines in a vertical direction and the number of pixels in a horizontal direction are respectively doubled is acquired based upon a video signal S NT according to NTSC. Further, a video signal S XG corresponding to XGA is acquired based upon the video signal S 2N .
  • a video signal according to the sequential scanning method in which the number of lines in a vertical direction and the number of pixels in a horizontal direction are respectively doubled is acquired based upon a video signal S NT according to NTSC and a video signal S XG corresponding to XGA may be also acquired based upon the video signal.
  • a video signal S XG corresponding to XGA is acquired based upon a video signal S NT according to NTSC.
  • the present invention can be also similarly applied to a case that a video signal S XG corresponding to XGA is acquired based upon a video signal S PL according to PAL.
  • the video signal converter 13 is composed of the image adaptive double-speed conversion circuit 100 and the interpolation circuit 180.
  • the video signal converter 13 is composed of an image adaptive conversion circuit having the conversion magnification of other than 2, and an interpolation circuit, the similar effect can be acquired.
  • a video signal S XG corresponding to XGA is acquired based upon a video signal S NT according to NTSC.
  • a video signal corresponding to super VGA (SVGA), SXGA, UXGA, 1125i and others is acquired based upon a video signal S NT according to NTSC and a video signal S PL according to PAL.
  • a second video signal wherein the number of lines in a vertical direction or the number of pixels in a horizontal direction is increased by n times is acquired by applying image adaptive conversion processing to a first video signal and afterward, a third video signal wherein the number of lines in a vertical direction or the number of pixels in a horizontal direction is increased by m times is acquired by applying another conversion processing to the second video signal.
  • the second video signal acquired by the image adaptive conversion processing is a video signal of high image quality and the third video signal acquired by applying conversion processing to the second video signal is a video signal of high image quality free of the deterioration of the quality of an image in which the number of lines in a vertical direction or the number of pixels in a horizontal direction of the video signal is increased by 'n x m' times by applying mere interpolation processing to the first video signal. Therefore, according to the present invention, in case the number of lines in a vertical direction or the number of pixels in a horizontal direction is increased by times exceeding double, a video signal of high image quality can be acquired.
  • the third video signal in which the number of lines in a vertical direction or the number of pixels in a horizontal direction of the first video signal is increased by 'n x m' times is finally acquired.
  • the second video signal in which the number of lines in a vertical direction or the number of pixels in a horizontal direction of the first video signal is increased by n times is acquired by applying image adaptive conversion processing to the first video signal
  • the third video signal in which the number of lines in a vertical direction or the number of pixels in a horizontal direction of the second video signal is increased by m times is acquired by applying conversion processing, for example, interpolation to the second video signal.
  • the existing image adaptive converter for example, the double-speed converter can be used and a video signal of high image quality can be acquired.
EP99307683A 1998-09-29 1999-09-29 Appareil et procédé pour la conversion de signaux vidéo, unité d'affichage d'images les utilisant et récepteur de télévision Withdrawn EP0992971A3 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP27597098 1998-09-29
JP27597098A JP4135229B2 (ja) 1998-09-29 1998-09-29 映像信号の変換装置および変換方法、並びにそれを使用した画像表示装置およびテレビ受信機

Publications (2)

Publication Number Publication Date
EP0992971A2 true EP0992971A2 (fr) 2000-04-12
EP0992971A3 EP0992971A3 (fr) 2001-01-17

Family

ID=17562964

Family Applications (1)

Application Number Title Priority Date Filing Date
EP99307683A Withdrawn EP0992971A3 (fr) 1998-09-29 1999-09-29 Appareil et procédé pour la conversion de signaux vidéo, unité d'affichage d'images les utilisant et récepteur de télévision

Country Status (8)

Country Link
US (1) US6466269B1 (fr)
EP (1) EP0992971A3 (fr)
JP (1) JP4135229B2 (fr)
KR (1) KR100643427B1 (fr)
CN (1) CN1184810C (fr)
CA (1) CA2284238C (fr)
MY (1) MY118630A (fr)
TW (1) TW450001B (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10245605B4 (de) * 2001-11-29 2005-08-04 Samsung Electronics Co., Ltd., Suwon Anzeigevorrichtung mit Formatumwandlungsvorrichtung

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE60041114D1 (de) * 1999-04-23 2009-01-29 Sony Corp Bildumwandlungsvorrichtung und -verfahren
US6630961B1 (en) * 1999-06-30 2003-10-07 Lg Electronics Inc. Deinterlacing device and method
JP4691812B2 (ja) * 2001-03-29 2011-06-01 ソニー株式会社 係数データの生成装置および生成方法、それを使用した情報信号の処理装置および処理方法
KR100404217B1 (ko) * 2002-01-10 2003-11-05 엘지전자 주식회사 배속 처리 포맷 변환 장치
US7480063B2 (en) 2002-12-16 2009-01-20 Seiko Epson Corporation Print system printing data while storing under compressed state, and printer for use therein
JP2004350257A (ja) 2003-03-27 2004-12-09 Seiko Epson Corp 所定領域内に形成されるドット個数の情報に基づいて画像を表示する画像表示システム
JP4225319B2 (ja) 2003-03-27 2009-02-18 セイコーエプソン株式会社 画像出力制御システム、画像処理装置およびその方法
JP4220284B2 (ja) * 2003-03-28 2009-02-04 株式会社東芝 フレーム補間方法、装置及びこれを用いた画像表示システム
JP4055655B2 (ja) * 2003-05-29 2008-03-05 ソニー株式会社 係数の生成装置および生成方法、クラス構成の生成装置および生成方法、情報信号処理装置、並びに各方法を実行するためのプログラム
EP1526478A3 (fr) * 2003-10-22 2006-04-26 Sony Corporation Dispositif de traitement de données, procédé de traitement de données, logiciel et support correspondant d'enregistrement de données pour l'interpolation de données
US9473710B2 (en) * 2014-01-31 2016-10-18 Rosemount Aerospace Inc. Video signal termination detection circuit
KR101979584B1 (ko) * 2017-11-21 2019-05-17 에스케이 텔레콤주식회사 디인터레이싱 방법 및 장치

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0762737A2 (fr) * 1995-08-24 1997-03-12 Texas Instruments Incorporated Améliorations dans les systèmes d'affichage
EP0782333A2 (fr) * 1995-12-25 1997-07-02 Hitachi, Ltd. Appareil d'affichage d'image
EP0837601A2 (fr) * 1996-10-15 1998-04-22 Hitachi, Ltd. Méthode et circuit de traitement de signal pour une conversion de format d'un signal d'image
EP0843475A1 (fr) * 1996-05-30 1998-05-20 Sony Corporation Dispositif et procede de conversion d'informations d'images, et circuit et procede permettant d'effectuer la somme de produits

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0762737A2 (fr) * 1995-08-24 1997-03-12 Texas Instruments Incorporated Améliorations dans les systèmes d'affichage
EP0782333A2 (fr) * 1995-12-25 1997-07-02 Hitachi, Ltd. Appareil d'affichage d'image
EP0843475A1 (fr) * 1996-05-30 1998-05-20 Sony Corporation Dispositif et procede de conversion d'informations d'images, et circuit et procede permettant d'effectuer la somme de produits
EP0837601A2 (fr) * 1996-10-15 1998-04-22 Hitachi, Ltd. Méthode et circuit de traitement de signal pour une conversion de format d'un signal d'image

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10245605B4 (de) * 2001-11-29 2005-08-04 Samsung Electronics Co., Ltd., Suwon Anzeigevorrichtung mit Formatumwandlungsvorrichtung
US7064791B2 (en) 2001-11-29 2006-06-20 Samsung Electronics Co., Ltd. Display apparatus having format converter

Also Published As

Publication number Publication date
JP4135229B2 (ja) 2008-08-20
MY118630A (en) 2004-12-31
CN1184810C (zh) 2005-01-12
TW450001B (en) 2001-08-11
EP0992971A3 (fr) 2001-01-17
CA2284238C (fr) 2008-04-08
JP2000115716A (ja) 2000-04-21
KR20000023489A (ko) 2000-04-25
US6466269B1 (en) 2002-10-15
CA2284238A1 (fr) 2000-03-29
KR100643427B1 (ko) 2006-11-13
CN1251487A (zh) 2000-04-26

Similar Documents

Publication Publication Date Title
US6151075A (en) Device and method for converting frame rate
USRE42148E1 (en) Method and apparatus for visual lossless image syntactic encoding
EP0725956B1 (fr) Appareil et procede de prediction de la qualite subjective d'images compressees
EP0992971A2 (fr) Appareil et procédé pour la conversion de signaux vidéo, unité d'affichage d'images les utilisant et récepteur de télévision
EP1313326A2 (fr) Dispositif et procédé de codage, de décodage et de traitement de vidéo
US20070159553A1 (en) Information signal processor, method for processing information signal, image signal processor ang image display apparatus using the same, coefficient seed data production device used in the same, method for producing coefficient seed data set and information-providing medium
US6987539B2 (en) Image signal conversion apparatus, method and display for image signal conversion based on selected pixel data
US7286184B2 (en) Information signal processing device, information signal processing method, image signal processing device and image display device using it, coefficient type data creating device used therein and creating method, coefficient data creating device and creating method, and information providing medium
US20020048398A1 (en) Method of and system for low-bandwidth transmission of color video
EP1267322A1 (fr) Dispositif de traitement de signaux d'informations, procede de traitement de signaux d'informations, dispositif de traitement de signaux d'image, dispositif d'affichage comprenant ce dernier, dispositif de production de donnees de type de coefficient et procede correspondant, et support d'informatio
US6487248B1 (en) Video decoding device of a TV receiver
EP1353320A1 (fr) Dispositif de traitement de signaux d'informations, procede de traitement de signaux d'informations, dispositif de traitement de signaux d'images, dispositif d'affichage d'image comprenant ce dernier, et support d'informations
JP3327593B2 (ja) ディジタルテレビジョン画像を伝送するテレビジョンシステム
JP2002374505A (ja) 係数データの生成装置および生成方法、それを使用した情報信号の処理装置および処理方法、それに使用する係数データの取得装置および取得方法、並びに情報提供媒体
JP3724008B2 (ja) 画像情報変換装置および係数データ作成装置
JPH07193789A (ja) 画像情報変換装置
JP4501217B2 (ja) 画像信号変換装置、画像信号変換方法、およびそれを使用した画像表示装置
JP4457277B2 (ja) 画像信号変換装置、画像信号変換方法、およびそれを使用した画像表示装置
JPH08130744A (ja) テレビジヨン受像装置
KR101102014B1 (ko) 정보신호의 처리장치 및 처리방법, 계수종 데이터의 생성장치 및 생성방법과, 각 방법을 실행시키기 위한 프로그램을 기록한 컴퓨터 판독가능한 매체
JP3480015B2 (ja) 画像データの生成装置および生成方法
JP4123587B2 (ja) 画像情報処理装置および方法
JP4649786B2 (ja) 係数データの生成装置および生成方法、それを使用した情報信号の処理装置および処理方法、それに使用する係数種データの生成装置および生成方法
JP4692800B2 (ja) 係数データの生成装置および生成方法、それを使用した情報信号の処理装置および処理方法、それに使用する係数種データの生成装置および生成方法、並びに記録媒体
JP4691849B2 (ja) 係数データの生成装置および生成方法、それを使用した情報信号の処理装置および処理方法、それに使用する情報の取得装置および取得方法

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): DE FR GB

AX Request for extension of the european patent

Free format text: AL;LT;LV;MK;RO;SI

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE

AX Request for extension of the european patent

Free format text: AL;LT;LV;MK;RO;SI

17P Request for examination filed

Effective date: 20010625

AKX Designation fees paid

Free format text: DE FR GB

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 20130917