EP0952509A3 - Referenzspannungsschaltung - Google Patents

Referenzspannungsschaltung Download PDF

Info

Publication number
EP0952509A3
EP0952509A3 EP99105492A EP99105492A EP0952509A3 EP 0952509 A3 EP0952509 A3 EP 0952509A3 EP 99105492 A EP99105492 A EP 99105492A EP 99105492 A EP99105492 A EP 99105492A EP 0952509 A3 EP0952509 A3 EP 0952509A3
Authority
EP
European Patent Office
Prior art keywords
circuit
voltage
bipolar transistor
reference voltage
transistor circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP99105492A
Other languages
English (en)
French (fr)
Other versions
EP0952509A2 (de
EP0952509B1 (de
Inventor
Franz Dr. Wachter
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Infineon Technologies AG
Original Assignee
Siemens AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens AG filed Critical Siemens AG
Publication of EP0952509A2 publication Critical patent/EP0952509A2/de
Publication of EP0952509A3 publication Critical patent/EP0952509A3/de
Application granted granted Critical
Publication of EP0952509B1 publication Critical patent/EP0952509B1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
    • G05F3/02—Regulating voltage or current
    • G05F3/08—Regulating voltage or current wherein the variable is dc
    • G05F3/10—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics
    • G05F3/16—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices
    • G05F3/20—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations
    • G05F3/30—Regulators using the difference between the base-emitter voltages of two bipolar transistors operating at different current densities
    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
    • G05F3/02—Regulating voltage or current
    • G05F3/08—Regulating voltage or current wherein the variable is dc
    • G05F3/10—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics
    • G05F3/16—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices
    • G05F3/20—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations
    • G05F3/26—Current mirrors
    • G05F3/267—Current mirrors using both bipolar and field-effect technology

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Nonlinear Science (AREA)
  • Electromagnetism (AREA)
  • General Physics & Mathematics (AREA)
  • Radar, Positioning & Navigation (AREA)
  • Automation & Control Theory (AREA)
  • Control Of Electrical Variables (AREA)

Abstract

Referenzspannungsschaltung, wobei von einer Bipolartransistorschaltung (T1, T2a, T2b) eine Referenzspannung (Uref) geliefert wird, welche einer Summenspannung aus der Flußspannung eines stromdurchflossenen pn-Übergangs und einer Differenzspannung zweier Flußspannungen von mit unterschiedlichen Stromdichten betriebenen pn-Übergängen entspricht. Die Referenzspannungsschaltung umfaßt Abgleichmittel (Z1-Z3, M1-M10), mit deren Hilfe Kollektorströme (IC1, IC2a) der Bipolartransistorschaltung (T1, T2a, T2b) verändert werden können. Dies wird insbesondere dadurch erreicht, daß das Spiegelungsverhältnis einer für die Bipolartransistorschaltung vorgesehenen Stromspiegelschaltung (T3-T5) verfälscht wird.
Figure 00000001
EP99105492A 1998-04-21 1999-03-17 Referenzspannungsschaltung Expired - Lifetime EP0952509B1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE19817791A DE19817791A1 (de) 1998-04-21 1998-04-21 Referenzspannungsschaltung
DE19817791 1998-04-21

Publications (3)

Publication Number Publication Date
EP0952509A2 EP0952509A2 (de) 1999-10-27
EP0952509A3 true EP0952509A3 (de) 2000-03-29
EP0952509B1 EP0952509B1 (de) 2007-05-30

Family

ID=7865320

Family Applications (1)

Application Number Title Priority Date Filing Date
EP99105492A Expired - Lifetime EP0952509B1 (de) 1998-04-21 1999-03-17 Referenzspannungsschaltung

Country Status (3)

Country Link
US (1) US6094041A (de)
EP (1) EP0952509B1 (de)
DE (2) DE19817791A1 (de)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
IT1317567B1 (it) * 2000-05-25 2003-07-09 St Microelectronics Srl Circuito di calibrazione di una tensione di riferimento a band-gap.
US6211660B1 (en) * 2000-06-13 2001-04-03 Nortel Networks, Limited MOS transistor output circuits using PMOS transistors
JP2003150115A (ja) * 2001-08-29 2003-05-23 Seiko Epson Corp 電流生成回路、半導体集積回路、電気光学装置および電子機器
US7173406B2 (en) * 2004-06-24 2007-02-06 Anadigics, Inc. Method and apparatus for gain control
US7019508B2 (en) * 2004-06-24 2006-03-28 Anadigics Inc. Temperature compensated bias network
US7755419B2 (en) 2006-01-17 2010-07-13 Cypress Semiconductor Corporation Low power beta multiplier start-up circuit and method
US7830200B2 (en) * 2006-01-17 2010-11-09 Cypress Semiconductor Corporation High voltage tolerant bias circuit with low voltage transistors

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4100437A (en) * 1976-07-29 1978-07-11 Intel Corporation MOS reference voltage circuit
US4325018A (en) * 1980-08-14 1982-04-13 Rca Corporation Temperature-correction network with multiple corrections as for extrapolated band-gap voltage reference circuits
US4751454A (en) * 1985-09-30 1988-06-14 Siemens Aktiengesellschaft Trimmable circuit layout for generating a temperature-independent reference voltage

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
IT1227488B (it) * 1988-11-23 1991-04-12 Sgs Thomson Microelectronics Circuito di riferimento di tensione ad andamento in temperatura linearizzato.
US5247241A (en) * 1991-10-21 1993-09-21 Silicon Systems, Inc. Frequency and capacitor based constant current source
US5241261A (en) * 1992-02-26 1993-08-31 Motorola, Inc. Thermally dependent self-modifying voltage source

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4100437A (en) * 1976-07-29 1978-07-11 Intel Corporation MOS reference voltage circuit
US4325018A (en) * 1980-08-14 1982-04-13 Rca Corporation Temperature-correction network with multiple corrections as for extrapolated band-gap voltage reference circuits
US4751454A (en) * 1985-09-30 1988-06-14 Siemens Aktiengesellschaft Trimmable circuit layout for generating a temperature-independent reference voltage

Also Published As

Publication number Publication date
DE59914352D1 (de) 2007-07-12
US6094041A (en) 2000-07-25
DE19817791A1 (de) 1999-10-28
EP0952509A2 (de) 1999-10-27
EP0952509B1 (de) 2007-05-30

Similar Documents

Publication Publication Date Title
DE102017124871B4 (de) Leistungshalbleiter-Vorrichtung und Verfahren zum Herstellen einer Leistungshalbleiter-Vorrichtung
DE3821065C2 (de)
EP0952509A3 (de) Referenzspannungsschaltung
DE19811568A1 (de) Hochspannungs-Leistungshalbleitergerät
DE112017000224T5 (de) Halbleitervorrichtung, Verfahren zu deren Herstellung und diese verwendende Leistungsunlwandlungsvorrichtung
DE2625089A1 (de) Anordnung zum auftrennen von leiterbahnen auf integrierten schaltkreisen
DE102015210923A1 (de) Halbleitervorrichtung mit reduzierter Emitter-Effizienz
DE2856507A1 (de) Halbleiter-laserdiode
DE2643278B2 (de) Vektorgenerator für ein Aufzeichnungssystem mit konstanter Zeichengeschwindigkeit und beliebiger Länge und Richtung der Vektoren
DE60225790T2 (de) Halbleiterbauelement
DE1213920B (de) Halbleiterbauelement mit fuenf Zonen abwechselnden Leitfaehigkeitstyps
DE69835052T2 (de) Kontakt auf P-Typ Gebiet
DE2401701B2 (de) Transistorleistungsschalter
Adams et al. A revised boundary condition for the numerical analysis of Schottky barrier diodes
DE2059445C2 (de) Hochfrequenzoszillator mit einer Halbleiter-Grenzschichtdiode
DE1539110A1 (de) Integrierte Halbleiterschaltanordnung
DE2515457A1 (de) Mehrzweckhalbleiterschaltungen
EP0387721B1 (de) Thyristor mit verbessertem Abschaltverhalten
DE102016113183B4 (de) Leistungshalbleitervorrichtung mit einer Feldelektrode und Schaltleistungsvorrichtung
DE2711864C2 (de) Stromstabilisierungsschaltung
DE102019135495B3 (de) Halbleiteranordnung mit integriertem temperatursensor und verfahren zu ihrer herstellung und anwendung
DE102017130092A1 (de) IGBT mit vollständig verarmbaren n- und p-Kanalgebieten
DE2541887B2 (de) Monolithisch integrierte Halbleiterschaltung mit einer P L- Konfiguration
DE2642210C2 (de) Integrierte Schottky-Injektionslogik-Schaltungsanordnung
DE2560093B2 (de) Symmetrischer, steuerbarer Wechselstromwiderstand

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): DE ES FR GB IE IT PT

AX Request for extension of the european patent

Free format text: AL;LT;LV;MK;RO;SI

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE

AX Request for extension of the european patent

Free format text: AL;LT;LV;MK;RO;SI

17P Request for examination filed

Effective date: 20000426

AKX Designation fees paid

Free format text: DE ES FR GB IE IT PT

17Q First examination report despatched

Effective date: 20001030

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: INFINEON TECHNOLOGIES AG

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE ES FR GB IE IT PT

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

Free format text: NOT ENGLISH

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

Free format text: LANGUAGE OF EP DOCUMENT: GERMAN

REF Corresponds to:

Ref document number: 59914352

Country of ref document: DE

Date of ref document: 20070712

Kind code of ref document: P

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20070910

ET Fr: translation filed
GBV Gb: ep patent (uk) treated as always having been void in accordance with gb section 77(7)/1977 [no translation filed]

Effective date: 20070530

REG Reference to a national code

Ref country code: IE

Ref legal event code: FD4D

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20071030

Ref country code: IE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20070530

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20070530

26N No opposition filed

Effective date: 20080303

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 18

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: IT

Payment date: 20160324

Year of fee payment: 18

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 19

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20170322

Year of fee payment: 19

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20170516

Year of fee payment: 19

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20170317

REG Reference to a national code

Ref country code: DE

Ref legal event code: R119

Ref document number: 59914352

Country of ref document: DE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20181002

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20180331