EP0789477B1 - Subscriber line interface circuit realizable in C-MOS technology - Google Patents

Subscriber line interface circuit realizable in C-MOS technology Download PDF

Info

Publication number
EP0789477B1
EP0789477B1 EP96115078A EP96115078A EP0789477B1 EP 0789477 B1 EP0789477 B1 EP 0789477B1 EP 96115078 A EP96115078 A EP 96115078A EP 96115078 A EP96115078 A EP 96115078A EP 0789477 B1 EP0789477 B1 EP 0789477B1
Authority
EP
European Patent Office
Prior art keywords
voltage
inverting
inverting input
input terminal
resistor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
EP96115078A
Other languages
German (de)
English (en)
French (fr)
Other versions
EP0789477A3 (en
EP0789477A2 (en
Inventor
Kouichi c/o NEC Corp. Nishimura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Electronics Corp
Original Assignee
NEC Electronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Electronics Corp filed Critical NEC Electronics Corp
Publication of EP0789477A2 publication Critical patent/EP0789477A2/en
Publication of EP0789477A3 publication Critical patent/EP0789477A3/en
Application granted granted Critical
Publication of EP0789477B1 publication Critical patent/EP0789477B1/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04M—TELEPHONIC COMMUNICATION
    • H04M19/00—Current supply arrangements for telephone systems
    • H04M19/001—Current supply source at the exchanger providing current to substations
    • H04M19/005—Feeding arrangements without the use of line transformers

Definitions

  • This invention relates to a subscriber line interface circuit which is used for a telephone exchange system.
  • the subscriber line interface circuit is included in an exchange system.
  • a subscriber line interface circuit comprises a balanced type operational amplifier connected to two-wire lines, a feedback control unit connected to the operational amplifier for determining a feed resistance by the use of a voltage discriminator, a low-pass filter connected to the voltage discriminator, and a voltage-current converting circuit connected between the low-pass filter and the operational amplifier.
  • the low-pass filter must be implemented by circuit elements having high withstand voltage characteristic. These circuit elements become expensive. This applies to the voltage discriminator.
  • the low-pass filter and the voltage discriminator raise in cost when these are implemented by an LSI (Large Scale Integrated Circuit). In addition to the high cost, these are not fit for changing the feed resistance, a constant of a constant current value, or the like, by software control by the use a CPU (Central Processing Unit) and the like.
  • the subscriber line interface circuit is connected to two-wire lines having a line resistor of a line resistance R L through terminals Tip and Ring.
  • the subscriber line interface circuit comprises a balanced amplifier A1 having inverting and non-inverting input terminals and inverting and non-inverting output terminals.
  • the balanced amplifier A1 is for amplifying an input voltage applied between the inverting and the non-inverting input terminals and produces inverting and non-inverting outputs defined by inverting and non-inverting voltages which have the different polarity and the same amplitude on the basis of a first reference voltage V REF1 .
  • a first resistor 1 is connected between the terminal Tip and the inverting input terminal.
  • a second resistor 2 is connected between the terminal Ring and the non-inverting input terminal.
  • a third resistor 3 is connected between the inverting input terminal and the non-inverting output terminal.
  • a fourth resistor 4 is connected between the non-inverting input terminal and the inverting output terminal.
  • Each of the first through the fourth resistors 1 to 4 has the same resistance value of R.
  • a fifth resistor 5 is connected between the terminal Tip and the inverting output terminal.
  • a sixth resistor 6 is connected between the terminal Ring and the non-inverting output terminal. Each of the fifth and the sixth resistors 5 and 6 has the same resistance value of R F .
  • a feedback line is formed from the terminal Tip to the inverting input terminal and the non-inverting output terminal through the first and the third resistors 1 and 3, respectively.
  • a feedback line is formed from the terminal Ring to the non-inverting input terminal and the inverting output terminal through the second and the fourth resistors 2 and 4, respectively.
  • the balanced amplifier A1 has a gain which is equal to 1.
  • the inverting output terminal is grounded through resistors 14 and 15 having resistance values R14 and R15.
  • An output voltage of the inverting output terminal is divided by the resistors 14 and 15.
  • a divided voltage is supplied to a first non-inverting input terminal of a voltage discriminator A2.
  • a second non-inverting input terminal of the voltage discriminator A2 is connected to a D.C (Direct Current) voltage or power source having a reference voltage V REF .
  • the divided voltage becomes valid when the divided voltage is higher than the reference voltage V REF .
  • the reference voltage V REF becomes valid when the reference voltage V REF is higher the divided voltage.
  • the voltage discriminator A2 has a voltage follower function. In other words, the voltage discriminator A2 serves as a buffer amplifier. In this case, the voltage discriminator A2 delivers an output voltage, by a low impedance, equal to the higher voltage which is valid.
  • the output voltage of the voltage discriminator A2 is supplied to a low-pass filter LPF.
  • the low-pass filter LPF delivers a filtered voltage to a voltage-current converting circuit A3.
  • the filtered voltage is converted by the voltage-current converting circuit A3 into an output current.
  • the output current is supplied to the inverting input terminal of the balanced amplifier A1.
  • the filtered voltage is converted into the output current by a resistor 13 having the resistance value R.
  • the balanced amplifier A1 has a reference detection voltage of in-phase feedback, which corresponds to the first reference voltage V REF1 in order for balanced output. It is assumed that the first reference voltage v REF1 is equal to a half of a negative power source voltage V BB (not shown) which is supplied to the balanced amplifier A1.
  • the divided voltage V D becomes valid as the input voltage of the voltage discriminator A2.
  • the voltage discriminator A2 produces the divided voltage V D as the output voltage.
  • an A.C (Alternate Current) component is extracted from the divided voltage V D .
  • the divided voltage V D has a D.C component only.
  • the divided voltage V D is converted into the output current by the voltage-current converting circuit A3 with a coefficient 1/R.
  • the output current is added to the input of the inverting input terminal in the balanced amplifier A1.
  • the voltage between the terminal Tip and the ground is equal to that between the terminal Ring and the power source terminal of the negative power source voltage V BB . It is assumed that the voltage is equal to V 1 .
  • the voltage V 1 is represented by the following equations.
  • V 2 V 1 - I L R F .
  • V BB - 2V 2 V BB - 2V 1 + V 2 R15/(R14 + R15).
  • V 1 (V BB - I L R L )/2.
  • ⁇ R15/(R14 + R15).
  • V 1 ⁇ ( ⁇ + 2) / ⁇ ⁇ I L R F .
  • the line current I L is represented by the following equation by using the equations (5) and (7) and by deleting the voltage V 1 .
  • I L V BB R L + 2( ⁇ + 2) ⁇ R F
  • the equivalent resistance (feed resistance) between the terminal Tip and the ground is equal to that between the terminal Ring and the power source terminal of the negative power source voltage V BB . It is assumed that the resistance is equal to R DC .
  • the equation (10) means that it is possible to voluntarily select the value of equivalent resistance (line resistance) R DC by changing the ratio of the resistance R14 to the resistance R15.
  • the reference voltage V REF becomes valid as the input voltage of the voltage discriminator A2.
  • the voltage discriminator A2 produces the reference voltage V REF as the output voltage.
  • V BB - 2V 2 V BB - 2V 1 + V REF .
  • the circuit when the line resistance is lower than a specific value R L1 , the circuit has a constant resistance characteristic. When the line resistance is higher than the specific value R L1 , the circuit has a constant current characteristic.
  • the above-mentioned circuit is called a half constant current power supply type. In this type, it is possible to reduce a power consumption while the circuit has the lower line resistance.
  • the above-mentioned subscriber line interface circuit requires the balanced amplifier A1 operable by the power source of -48 volts.
  • the voltage discriminator A2 and the low-pass filter LPF are also operable by the power source of -48 volts.
  • the low-pass filter LPF must be implemented by circuit elements having high withstand voltage characteristic. Such the circuit elements are expensive in cost.
  • the voltage discriminator A2 must be implemented by the circuit elements having the high withstand voltage characteristic.
  • the low-pass filter LPF and the voltage discriminator A2 raise in cost when these are implemented by the LSI. In addition to high cost, these are not fit for changing the feed resistance, a constant of a constant current value, and the like, by software control by the use of a CPU and the like.
  • the circuit - comprises similar parts illustrated in Fig. 1 except for a level shift circuit LS, an adder ADD, a variable attenuator ATT of a programmable type, and a subtracter SUB.
  • the level shift circuit LS has an attenuation function and detects the voltage of the inverting output terminal in the balanced amplifier A1 in order for keeping the voltage down to the range of a single power source of 5 volts. Namely, the level shift circuit LS inverts the voltage on the basis of a ground potential and attenuates the voltage by a constant attenuation coefficient K1.
  • the level shift circuit LS carries out level shift operation that shifts the voltage level from the power source system of -48 volts to that of +5 volts.
  • the level shift circuit LS supplies a level shift voltage V LS to the adder ADD.
  • the adder ADD is supplied with a second reference voltage V REF2 and adds the second reference voltage V REF2 to the level shift voltage V LS .
  • the adder ADD supplies an added voltage V ADD to the variable attenuator ATT.
  • the variable attenuator ATT is supplied with the second reference voltage V REF2 and a third reference voltage V REF3 .
  • the added voltage V ADD is attenuated by the variable attenuator ATT with a constant attenuation coefficient K2 on the basis of the second reference voltage V REF2 .
  • the variable attenuator ATT supplies an attenuated voltage V ATT to the subtracter SUB.
  • the subtracter SUB is supplied with the second reference voltage V REF2 together with the attenuated voltage V ATT and subtracts the second reference voltage V REF2 from the attenuated voltage V ATT .
  • the subtracter SUB delivers a subtracted voltage V SUB to the low-pass filter LPF.
  • the low-pass filter LPF removes the A.C component from the subtracted voltage V SUB and produces the filtered voltage which has the D.C component only.
  • the filtered voltage is converted into the output current by the resistor 13 having the resistance value R.
  • the output current I is supplied to the inverting terminal of the balanced amplifier A1.
  • variable attenuator ATT attenuates the added voltage V ADD with the constant attenuation coefficient K2 on the basis of the second reference voltage V REF2
  • the attenuated voltage V ATT is represented by the following equation.
  • V ATT -K1K2V2 + V REF2 .
  • V SUB -K1K2V2.
  • the subtracted voltage V SUB is no influenced by the second reference voltage V REF2 .
  • the subtracted voltage V SUB has practically the A.C component
  • the A.C component is removed by the low-pass filter LPF.
  • the subtracted voltage V SUB represented by the equation (17) indicates the D.C component only. Therefore, the filtered voltage delivered from the low-pass filter LPF is equal to the subtracted voltage V SUB .
  • the subtracted voltage V SUB is converted into the output current I by the voltage-current converting circuit A3 with the conversion coefficient K3/R.
  • the output current I is supplied to the inverting terminal of the balanced amplifier A1 and is converted again into the voltage by the feedback resistance value R.
  • the voltage V2 between the inverting terminal and the ground is equal to that between the non-inverting terminal and the power source terminal of the negative power source voltage V BB because the balanced amplifier A1 has an output balance characteristic.
  • the voltage V1 between the terminal Tip and the ground is equal to that between the terminal Ring and the power source terminal of the negative power source voltage V BB .
  • V2 V1 - I L R F .
  • V BB - 2V2 V BB - 2V1 + K1K2K3V2.
  • V1 (V BB - I L R L )/2.
  • the equations (18) to (20) correspond to the equations (3) to (5), respectively, which are mentioned in conjunction with Fig. 1.
  • the line current I L V BB /(R L + 2R DC ).
  • the equivalent resistance (feed resistance) R DC is represented by the following equation.
  • R DC ⁇ (K1K2K3 + 2)/K1K2K3)R F
  • the variable attenuator ATT has a clamp function.
  • the clamp function when the input voltage, namely, the added voltage V ADD raises to the third reference voltage V REF3 , the output voltage, namely, the attenuated voltage V ATT is clamped at the third reference voltage V REF3 .
  • V BB - 2V2 V BB - 2V1 + K3(V REF3 - V REF2 ).
  • the line current I L becomes unrelated to the line resistance R L .
  • it is possible to obtain a required constant current characteristic by changing the third reference voltage V REF3 and by making the second reference voltage V REF2 a fixed value.
  • the whole feed current characteristic becomes equivalent to that illustrated in Fig. 2. Namely, the line current I L becomes constant while the line resistance R L is lower than the specific value R L1 .
  • the balanced amplifier A1 is operated by the power source system of -48 volts, the variable attenuator ATT, the low-pass filter LPF and so on are operable by the same source system of +5 volts. This means that the subscriber line interface circuit can be inplemented by the circuit elements having the low withstand voltage characteristic except for the balanced amplifier A1.
  • the subscriber line interface circuit comprises similar parts designated by like reference numerals.
  • the level shift circuit LS and the adder ADD illustrated in Fig. 3 are implemented by seventh and eighth resistors 7 and 8, a first operational amplifier OP1, and a D.C voltage source for supplying a fourth reference voltage V REF4 .
  • the seventh resistor 7 has one end connected to the inverting output terminal of the balanced amplifier A1.
  • the first operational amplifier OP1 has first inverting and first non-inverting input terminals and a first output terminal.
  • the first inverting input terminal is connected to another end of the seventh resistor 7.
  • the eighth resistor 8 is connected between the first inverting input terminal and the first output terminal.
  • the first non-inverting terminal is supplied with the fourth reference voltage V REF4 .
  • the seventh and the eighth resistors 7 and 8 have resistance values R7 and R8, respectively.
  • the subtracter SUB illustrated in Fig. 3 comprises ninth through twelfth resistors 9, 10, 11, and 12 and a second operational amplifier OP2.
  • the ninth resistor 9 has one end connected to the variable attenuator ATT.
  • the second operational amplifier OP2 has second inverting and second non-inverting input terminals and a second output terminal.
  • the second non-inverting input terminal is connected to another end of the ninth resistor 9.
  • the tenth resistor 10 has one end connected to the second non-inverting input terminal and has another end which is grounded.
  • the eleventh resistor 11 has one end connected to the second voltage and has another end connected to the second inverting input terminal.
  • the twelfth resistor 12 is connected between the second inverting input terminal and the second output terminal.
  • the second inverting input terminal is supplied with the second reference voltage V REF2 through the eleventh resistor 11.
  • the ninth through the twelfth resistors 9 to 12 have resistance values R9, R10, R11,
  • the first operational amplifier OP1 has level shift function and add function which are mentioned in conjunction with Fig. 3.
  • the operation characteristic required for the first operational amplifier OP1 is to obtain an output voltage V OP1 equal to (-K1V2 + V REF2 ) which is represented by the equation (15).
  • Such an operation characteristic can be obtained by setting the resistance values R7 and R8, and the fourth reference voltage V REF4 so as to satisfy the following equation.
  • V REF4 V REF2 ⁇ R7/(R7 + R8) ⁇ .
  • K1 R8/R7.
  • the operation characteristic required for the second operational amplifier OP2 is to obtain subtraction operation which is for subtracting the second reference voltage V REF2 from the attenuated voltage V ATT .
  • the required operation characteristic can be obtained.
  • the subscriber line interface circuit can be realized by a C-MOS circuit of a low withstand voltage and a low cost because the level shift operation is carried out by the level shift circuit. It is fit for changing the feed resistance, the constant of the constant current value, or the like, by software control by the use of the CPU because the circuit elements are implemented by the C-MOS circuit of the low withstand voltage. Since the bias voltage is added in the level shift circuit, an A.C signal is never clamped even if the subscriber line interface circuit operates by a single power source. Moreover, the subscriber line interface circuit operates by a low power consumption.
  • variable attenuator can be implemented by the following construction. Namely, a plurality of resistors connected in serial connect between the input terminal and the second reference voltage V REF2 .
  • the plurality of resistors have a plurality of voltage division points. One of the plurality of voltage division points can selects by the use of an analog switch, or the like.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Signal Processing (AREA)
  • Interface Circuits In Exchanges (AREA)
  • Devices For Supply Of Signal Current (AREA)
EP96115078A 1995-09-22 1996-09-19 Subscriber line interface circuit realizable in C-MOS technology Expired - Lifetime EP0789477B1 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP7269115A JP2760325B2 (ja) 1995-09-22 1995-09-22 加入者回路
JP26911595 1995-09-22
JP269115/95 1995-09-22

Publications (3)

Publication Number Publication Date
EP0789477A2 EP0789477A2 (en) 1997-08-13
EP0789477A3 EP0789477A3 (en) 2003-08-20
EP0789477B1 true EP0789477B1 (en) 2004-11-24

Family

ID=17467891

Family Applications (1)

Application Number Title Priority Date Filing Date
EP96115078A Expired - Lifetime EP0789477B1 (en) 1995-09-22 1996-09-19 Subscriber line interface circuit realizable in C-MOS technology

Country Status (5)

Country Link
US (1) US5734714A (zh)
EP (1) EP0789477B1 (zh)
JP (1) JP2760325B2 (zh)
CN (1) CN1087122C (zh)
DE (1) DE69633906T2 (zh)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6700975B1 (en) 1996-11-08 2004-03-02 Telefonaktiebolaget Lm Ericsson (Publ) Subscriber line interface circuit
SE507920C2 (sv) * 1996-11-08 1998-07-27 Ericsson Telefon Ab L M Linjekrets
JP3509022B2 (ja) 2002-05-31 2004-03-22 沖電気工業株式会社 チョッパ型コンパレータ
JP4107010B2 (ja) * 2002-08-26 2008-06-25 株式会社村田製作所 直流増幅回路の直流電圧測定方法
DE102005046383B4 (de) * 2005-09-28 2007-10-25 Siemens Ag Verfahren und Einrichtung zur Überprüfung der Funktion zur Invertierung der Polarität auf einer mehrere Adern umfassenden Teilnehmeranschlussleitung
US7260212B1 (en) 2007-03-30 2007-08-21 Winbond Electronics Corporation Method and apparatus for subscriber line control circuit
US8150026B2 (en) 2007-06-16 2012-04-03 Winbond Electronics Corporation Method and system for subscriber line interface circuit
US8335310B2 (en) 2007-06-16 2012-12-18 Nuvoton Technology Corporation Method and system for subscriber line interface circuit having a high-voltage MOS linefeed circuit
JP4434267B2 (ja) * 2007-11-22 2010-03-17 ソニー株式会社 インターフェース回路
JP4752865B2 (ja) * 2008-05-12 2011-08-17 ソニー株式会社 インターフェース回路
WO2009155744A1 (zh) * 2008-06-26 2009-12-30 广州金升阳科技有限公司 信号转换电路及隔离放大器
CN104730310A (zh) * 2013-12-24 2015-06-24 苏州普源精电科技有限公司 一种具有可变衰减单元的测量装置

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4147900A (en) * 1977-04-07 1979-04-03 Harvey Hubbell Incorporated Telephone network protective coupler
CA1178386A (en) * 1982-06-07 1984-11-20 Stanley D. Rosenbaum Active impedance transformer assisted line feed circuit
EP0215677B1 (en) * 1985-09-20 1992-07-22 Nec Corporation Subscriber line interface circuit having means for combining dc and ac feedback signals
SE465547B (sv) * 1990-02-01 1991-09-23 Ericsson Telefon Ab L M Saett och krets foer likstroemsmatning till en telefonlinje
KR960006112Y1 (ko) * 1991-04-30 1996-07-20 강진구 잡음제거회로
US5406631A (en) * 1992-08-05 1995-04-11 Rohm Co., Ltd. Stereo signal demodulator circuit and stereo signal demodulator using the same
US5329585A (en) * 1992-11-30 1994-07-12 Motorola, Inc. Subscriber line interface circuit for controlling AC and DC output impedance
US5428682A (en) * 1993-03-12 1995-06-27 Advanced Micro Devices, Inc. Subscriber line interface circuit with reduced on-chip power dissipation

Also Published As

Publication number Publication date
US5734714A (en) 1998-03-31
CN1155204A (zh) 1997-07-23
CN1087122C (zh) 2002-07-03
EP0789477A3 (en) 2003-08-20
EP0789477A2 (en) 1997-08-13
DE69633906T2 (de) 2005-11-24
DE69633906D1 (de) 2004-12-30
JP2760325B2 (ja) 1998-05-28
JPH0993624A (ja) 1997-04-04

Similar Documents

Publication Publication Date Title
EP0789477B1 (en) Subscriber line interface circuit realizable in C-MOS technology
US4995111A (en) Ring trip circuit for subscriber telephone
EP0212632B1 (en) Subscriber line interface circuit
US4866767A (en) Subscriber line interface circuit
US4431874A (en) Balanced current multiplier circuit for a subscriber loop interface circuit
CA2077522C (en) Battery feed circuit for supplying feed current to telephone set
CA2042292C (en) Impedance synthesis multiple loop using filtering means
US4275277A (en) Subscriber line interface circuit for a telephone line
JPH08503341A (ja) 電気通信用ライン・インタフェース回路
US5515434A (en) Impedance setting circuit for a SLIC
US5335271A (en) Ring trip detection circuit
CA2035099C (en) Method and configuration for forming a line termination of a telephone line
US4723280A (en) Constant current line circuit
JPS59135961A (ja) 電話機用送話信号抑制回路
GB2193063A (en) Line circuits
JP2845181B2 (ja) 加入者回路
US4445006A (en) Four-wire conversion circuit for a telephone subscriber line
US5422948A (en) Subscriber line interface for improving the frequency characteristics of the transmitted and received signals
AU623955B2 (en) Impedance synthesis multiple loop
JPH0736196B2 (ja) 複素数加重係数を有する加算増幅器およびそのような加算増幅器を備えたインターフェイス
US6728373B1 (en) Differential output stage for electronic equipment providing a remote power feed to a terminal
JP2904147B2 (ja) 加入者回路
JPS62110356A (ja) グラウンドボタン押下検出回路
JPS5933912A (ja) 電流電圧変換回路
JPH1079962A (ja) 加入者回路

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): DE FR GB

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: NEC ELECTRONICS CORPORATION

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Designated state(s): DE FR GB

17P Request for examination filed

Effective date: 20030709

17Q First examination report despatched

Effective date: 20040102

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE FR GB

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REF Corresponds to:

Ref document number: 69633906

Country of ref document: DE

Date of ref document: 20041230

Kind code of ref document: P

ET Fr: translation filed
PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20050825

REG Reference to a national code

Ref country code: FR

Ref legal event code: CD

REG Reference to a national code

Ref country code: DE

Ref legal event code: R082

Ref document number: 69633906

Country of ref document: DE

Representative=s name: GLAWE DELFS MOLL - PARTNERSCHAFT VON PATENT- U, DE

REG Reference to a national code

Ref country code: DE

Ref legal event code: R082

Ref document number: 69633906

Country of ref document: DE

Representative=s name: GLAWE DELFS MOLL PARTNERSCHAFT MBB VON PATENT-, DE

Effective date: 20120828

Ref country code: DE

Ref legal event code: R082

Ref document number: 69633906

Country of ref document: DE

Representative=s name: GLAWE DELFS MOLL - PARTNERSCHAFT VON PATENT- U, DE

Effective date: 20120828

Ref country code: DE

Ref legal event code: R081

Ref document number: 69633906

Country of ref document: DE

Owner name: RENESAS ELECTRONICS CORPORATION, KAWASAKI-SHI, JP

Free format text: FORMER OWNER: NEC ELECTRONICS CORP., KAWASAKI, KANAGAWA, JP

Effective date: 20120828

Ref country code: DE

Ref legal event code: R081

Ref document number: 69633906

Country of ref document: DE

Owner name: RENESAS ELECTRONICS CORPORATION, JP

Free format text: FORMER OWNER: NEC ELECTRONICS CORP., KAWASAKI, JP

Effective date: 20120828

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20130911

Year of fee payment: 18

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20130918

Year of fee payment: 18

Ref country code: FR

Payment date: 20130910

Year of fee payment: 18

REG Reference to a national code

Ref country code: DE

Ref legal event code: R119

Ref document number: 69633906

Country of ref document: DE

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20140919

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

Effective date: 20150529

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20140919

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20150401

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20140930