EP0738421A1 - Plasmaanzeigetafel - Google Patents

Plasmaanzeigetafel

Info

Publication number
EP0738421A1
EP0738421A1 EP95900313A EP95900313A EP0738421A1 EP 0738421 A1 EP0738421 A1 EP 0738421A1 EP 95900313 A EP95900313 A EP 95900313A EP 95900313 A EP95900313 A EP 95900313A EP 0738421 A1 EP0738421 A1 EP 0738421A1
Authority
EP
European Patent Office
Prior art keywords
seal
screen
breadth
display panel
plasma display
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
EP95900313A
Other languages
English (en)
French (fr)
Inventor
Chun Woo Lee
Hyuk Chae Kwon
Vladislav Georguevich Samorodov
Anatoli Borisovich Pokryvailo
Zhuravlev Stanislab Nikolaebich
Sokolov Vladimir Mihailovich
Starynina Tachyana Grugorebna
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Orion Electric Co Ltd Korea
SPC Plasma Co
Original Assignee
Orion Electric Co Ltd Korea
SPC Plasma Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Orion Electric Co Ltd Korea, SPC Plasma Co filed Critical Orion Electric Co Ltd Korea
Publication of EP0738421A1 publication Critical patent/EP0738421A1/de
Ceased legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01JELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J17/00Gas-filled discharge tubes with solid cathode
    • H01J17/02Details
    • H01J17/18Seals between parts of vessels; Seals for leading-in conductors; Leading-in conductors
    • H01J17/183Seals between parts of vessel

Definitions

  • the present invention relates to a Plasma Display Panel(PDP), and particularly to the sealing structure thereof.
  • a PDP is most suitable to construct a large screen as a unit device, considering the cost and the space efficiency.
  • the adoption of the projection system or the multi-screen system has been contemplated for achieving a large screen in the field of the Cathode Ray Tube or the Liquid Crystal Display.
  • the PDP is also suitable to construct the multi-screen system, as it can easily be fabricated in a large unit panel.
  • the large area multi- screen system is constructed by stacking a plurality of unit PDPs in a matrix form.
  • a conventional display PDP 10 comprises an upper substrate 1 and a lower substrate 2 respectively formed of transparent dielectric material such as glass, cathodes 3 and anodes 4 arranged therebetween in the form of matrix, and barriers 6 for separating cross points thereof to form display cells 5, respectively being the picture element for displaying image.
  • Cathodes 3, anodes 4 and barriers 6 are respectively formed on the upper and lower substrates 1, 2.
  • two substrates are sealed to form the PDP 10. Sealant is applied on the circumference of any one of the upper or lower substrates by a prescribed breadth inwardly in the cell gap, and is sealed by thermal curing after laying another substrate on the applied substrate.
  • the resultant PDP having above described sealing structure accordingly, has the seal 7 which is non-effective portion not displaying an image, of a considerable breadth LI at the circumference thereof.
  • the breadth LI of the seal 7 should be formed a considerably large dimension for the sake of the strength or the reliability of sealing.
  • a plurality of the above described PDPs 10 are stacked by a matrix to form a multi-screen system, as shown in FIG. 2.
  • multiple connecting lines for applying drive or signal voltage for example, connection lines for cathodes 3 of FIG. 1 are extended.
  • dielectric layers 9 of considerable thickness should be applied on the connection lines.
  • a border having the breadth L2 corresponding to the twice of the sum of the breadth LI of the seal 7 and the thickness of the dielectric layer 9 of two PDPs 10 formed along the peripheral of the effective screen marked in broken line, between two PDPs 10.
  • the overall screen which cannot be used for displaying image results in a mosaic type screen divided by border lines respectively having the same thickness as the breadth L2 of the border.
  • the breadth L2 of the border is generally referred to as "the display element pitch.”
  • a PDP constructed by sealing circumferences of an upper and lower substrates, characterized in that seal is formed by applying a sealant on side ends of two substrates.
  • a sealant is pressed by a prescribed pressure after applying.
  • a barrier is formed at the outside of the cell gap between two substrates to prevent the penetration of the sealant
  • a solid support is embedded at the inside of the seal to prevent the excessive pressing of the seal and the resultant variation of the breadth of the seal.
  • FIG. 1 is a sectional view illustrating the seal structure of a conventional PDP
  • I iG. 2 is a plan view showing PDPs of FIG. 1 stacked in side by side;
  • FIG. 3 is a sectional view indicating the seal structure of a PDP according to the present invention;
  • FIG. 4 is a plan view depicting PDPs of FIG. 3 stacked in side by side.
  • a PDP 20 comprises an upper substrate 1 and a lower substrate 2, and cathodes 3 and anodes 4 respectively arranged thereon, and display cells 5 formed on each cross points of cathodes 3 and anodes 4 by being partitioned with barriers 6.
  • the upper and lower substrates 1, 2 are sealed together after respectively being applied cathodes 3, anodes 4 and barriers 6.
  • sealant for sealing the upper and lower substrates 1, 2 together is not applied horizontally between two substrates 1, 2 but applied vertically on side ends of two substrates 1, 2 to form the seal 27. Accordingly, the breadth L3 of the seal 27 is drastically reduced, comparing with that of the conventional seal.
  • connection lines extended from cathodes 3, for example, to the side face of the lower substrates 2, can also be embedded in the seal 27, thus gets rid of necessity of additional dielectric layer(numeral 9 of FIG. 2).
  • the applied sealant is preferably pressed by a predetermined pressure to form the seal 27 of a predetermined breadth L3.
  • a solid support 28 can be embedded in the seal 27.
  • the support 28 is preferably a thin plate of dielectric material similar to those of substrates 1, 2 and having a considerable rigidity.
  • the support 28 preferably has a breadth same as or larger than that of the cell gap between the upper and lower substrates 1, 2, and is laid vertically on the outside of the junction of two substrates 1, 2.
  • the support 28 can be formed in a sheet having the thickness of 0.55mm, and the breadth of 5 ⁇ 7mm.
  • barriers 6' is preferably formed at the outside of the cell gap between two substrates 1, 2 to be contacted with the sealant by pressing.
  • the breadth L3 thereof can be formed in very small size.
  • the breadth L3 of the seal 27 only requires the dimension capable of surrounding connection lines having the diameter of 0.12mm, for example, and the support 28 having the thickness of 0.55mm, thus can be fabricated in very narrow breadth.
  • the seal 27 has very small breadth L3 and no additional dielectric layer ( numeral 9 in Fig. 2 ) for embedding connecting lines, thus the breadth L4 of borders can also be formed in very small size.
  • the display element pitch is reduced to very narrow pitch, comparing with the size of the overall screen, the multi-screen system can express a natural and high quality image without the division of the screen.
  • the PDP 20 according to the present invention not only reduces the area of non-effective screen, by forming the seal 27 on side ends of the upper and lower substrates 1, 2.
  • the PDP 20 of the present invention can be used as an independent display device with a high efficiency and space economy, as well as the unit panel of multi-screen system.

Landscapes

  • Gas-Filled Discharge Tubes (AREA)
EP95900313A 1994-11-04 1994-11-04 Plasmaanzeigetafel Ceased EP0738421A1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/KR1994/000156 WO1996014651A1 (en) 1994-11-04 1994-11-04 Plasma display panel

Publications (1)

Publication Number Publication Date
EP0738421A1 true EP0738421A1 (de) 1996-10-23

Family

ID=19375333

Family Applications (1)

Application Number Title Priority Date Filing Date
EP95900313A Ceased EP0738421A1 (de) 1994-11-04 1994-11-04 Plasmaanzeigetafel

Country Status (3)

Country Link
EP (1) EP0738421A1 (de)
JP (1) JPH09507958A (de)
WO (1) WO1996014651A1 (de)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3442294B2 (ja) 1998-09-29 2003-09-02 三菱電機株式会社 平面表示パネル
US6746294B1 (en) 2000-08-07 2004-06-08 Mitsubishi Denki Kabushiki Kaisha Method for fabricating a flat, light-emitting display panel
KR101210377B1 (ko) 2007-04-20 2012-12-10 주식회사 오리온 멀티 pdp 및 이의 제조방법

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4450441A (en) * 1981-08-27 1984-05-22 Person Herman R Dot matrix plasma display and method for driving same
SU1074301A1 (ru) * 1982-03-30 1987-12-23 Предприятие П/Я В-8769 Газоразр дна индикаторна панель
JP3032552B2 (ja) * 1990-07-20 2000-04-17 富士通株式会社 プラズマディスプレイパネル
US5428263A (en) * 1992-01-07 1995-06-27 Mitsubishi Denki Kabushiki Kaisha Discharge cathode device with stress relieving layer and method for manufacturing the same
FR2693005B1 (fr) * 1992-06-26 1995-03-31 Thomson Lcd Disposition d'encapsulation et de passivation de circuit pour écrans plats.

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See references of WO9614651A1 *

Also Published As

Publication number Publication date
JPH09507958A (ja) 1997-08-12
WO1996014651A1 (en) 1996-05-17

Similar Documents

Publication Publication Date Title
KR940006301B1 (ko) 프라즈마 어드레스 방식의 액정표시소자와 그 제조방법
KR100965572B1 (ko) 액정 표시 장치
JP4566162B2 (ja) 液晶表示装置及びその製造方法
KR101127832B1 (ko) 액정 표시 장치
KR100334169B1 (ko) 평면표시패널
US20190304359A1 (en) Driving substrates and display panels
US5886467A (en) Plasma addressed liquid crystal display device
US5670843A (en) Plasma addressed display device
KR20070056549A (ko) 액정 표시 장치 및 이의 제조 방법
EP0738421A1 (de) Plasmaanzeigetafel
US5725406A (en) Plasma addressed display device
JPH0384831A (ja) プラズマディスプレイパネル
KR20070062889A (ko) 액정 표시 장치 및 이의 제조 방법
US5734228A (en) Plasma display panel for multi-screen
KR101768477B1 (ko) 액정 표시 장치
US5923389A (en) Plasma addressed electro-optical display
US6060827A (en) Backlight and plasma addressed electro-optical display
KR19980063949A (ko) 플라즈마 어드레스 전기광학 디스플레이
JPS62219438A (ja) ガス放電パネル
KR20070059303A (ko) 액정 표시 장치 및 이의 제조 방법
US20060255733A1 (en) Plasma display panel
CN113219695B (zh) 一种彩膜基板及其制作方法和显示面板
JPH10172443A (ja) 画像表示装置
JP3321995B2 (ja) プラズマアドレス液晶表示装置
JP3331812B2 (ja) プラズマアドレス液晶表示装置

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT CH DE ES FR GB IT LI NL

17P Request for examination filed

Effective date: 19961023

17Q First examination report despatched

Effective date: 19971202

GRAG Despatch of communication of intention to grant

Free format text: ORIGINAL CODE: EPIDOS AGRA

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION HAS BEEN REFUSED

18R Application refused

Effective date: 20000324