EP0608694B1 - Circuit source de courant intégrable - Google Patents
Circuit source de courant intégrable Download PDFInfo
- Publication number
- EP0608694B1 EP0608694B1 EP94100236A EP94100236A EP0608694B1 EP 0608694 B1 EP0608694 B1 EP 0608694B1 EP 94100236 A EP94100236 A EP 94100236A EP 94100236 A EP94100236 A EP 94100236A EP 0608694 B1 EP0608694 B1 EP 0608694B1
- Authority
- EP
- European Patent Office
- Prior art keywords
- transistor
- current
- transistors
- collector
- current source
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
- G05F3/02—Regulating voltage or current
- G05F3/08—Regulating voltage or current wherein the variable is dc
- G05F3/10—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics
- G05F3/16—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices
- G05F3/20—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations
- G05F3/22—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations wherein the transistors are of the bipolar type only
Definitions
- the invention relates to an integrable current source circuit for generating an output current proportional to an input current.
- Such current source circuits usually consist of current mirrors, as are known, for example, from Paul R. Gray, Analysis and design of analog integrated cirucits, John Wilay and Sons, 1984, pages 234 to 239.
- a diode or an input transistor connected to a diode is driven with an input current in the forward direction and an output transistor is driven with the voltage dropping across the diode, through which an output current proportional to the input current is impressed.
- Improvements to this simple circuit principle provide for switching a resistor into the emitter line of the output transistor or replacing the diode with an arrangement of two transistors, the input current being conducted via the collector-emitter path of one of the two transistors and the collector and base of the one Transistors are connected to the base or emitter of the other transistor connected to a supply potential on the collector side.
- the voltage for driving the output transistor is taken off between the emitter and the base of the one transistor.
- the object of the invention is to provide an integrable current source circuit with higher accuracy even when using transistors with low current gain and large spread of the current amplifiers among themselves.
- a constant current source is connected on the one hand to a reference potential and on the other hand to the emitter of a first transistor of one line type and to the base of a second transistor of the other line type which is connected to the collector potential on the collector side in that the base of the first transistor is connected to the collector of a third transistor of the other conduction type and to an input connection for feeding the input current, that the emitter of the second transistor is connected to the base of the third transistor and to the base of a collector with an output connection for taking the output current connected fourth transistor of the other conductivity type is coupled, that the collector of the first transistor and the emitters of third and fourth Transistor are connected to a supply potential and that the current gain of the first transistor is greater than the current gains of the second, third and fourth transistor.
- a further development of the invention provides that a resistor is connected between the bases of the second and fourth transistor on the one hand and the supply potential on the other hand. This means that the respective base zone can be quickly cleared when the input current is switched or modulated.
- an emitter resistor is connected in each case in the emitter line of the third and fourth transistor.
- the saturation behavior of the third and fourth transistor can be influenced with the two emitter resistors.
- the third and fourth transistors are each formed by a certain number of identical sub-transistors connected in parallel.
- the emitters of two pnp transistors 7 and 10 are each connected to a positive supply potential 11 via a resistor 14 and 15, respectively.
- the bases of the two transistors 7 and 10 are coupled to one another and, on the one hand, connected via a resistor 13 to the positive supply potential 11 and, on the other hand, directly to the emitter of a pnp transistor 6.
- the base of the transistor 6, in turn, the collector of which is at a reference potential 4 is coupled to the emitter of an npn transistor 5 directly, via a resistor 12 to the positive supply potential 11, and via a constant current source 3 to the reference potential 4.
- the input current is subtracted from the collector current of the transistor 7 and the resulting differential current is fed to a first emitter follower stage with the transistor 5 and the current source 3.
- a second emitter follower stage complementary to the first, is connected downstream with transistor 6 and resistor 13.
- the resistor 13 can also by the input resistors of transistors 7 and 10 are formed. However, in order to quickly clear the base zones of transistors 7 and 10, resistor 13 is preferably used.
- the resistor 12 for the base zone in the transistor 6 also serves the same purpose. A faster removal of the base zones is desirable, in particular when the input current 1 is switched or modulated, in order to achieve a higher cut-off frequency of the current source circuit.
- the collector currents of the transistors 7 and 10 are in a fixed relationship to one another, which is predetermined by the saturation currents of the two transistors 7 and 10.
- the two resistors 14 and 15 can additionally be provided for the exact setting of the saturation currents.
- the saturation currents of transistors 7 and 10 relate to one another like the reciprocal values of the associated emitter resistors 14 and 15 to one another.
- the current source circuit according to the invention is particularly suitable for integration, since those for realizing current sources with pnp transistors at the output may have a low current gain which is customary in integrated circuit technology, the current gain being able to spread over a wide range. Nevertheless, a higher accuracy can be achieved than with the known current mirror circuits and this with relatively little outlay on circuitry.
- the current source circuits according to the invention are distinguished by a lower minimum supply voltage, but there is a large range available for the voltage occurring at the input.
- a current source circuit with a negative supply potential can of course also be implemented in the same manner, in which pnp transistors are replaced by npn transistors and vice versa.
- FIG. 2 The application of a current source circuit according to the invention to a reference voltage source is shown in FIG. 2.
- the exemplary embodiment according to FIG. 1 is expanded in such a way that an npn transistor 16, which for example consists of five individual transistors connected in parallel, is connected on the collector side to the input terminal 8 of the current source circuit and on the emitter side via a voltage divider consisting of two resistors 17 and 18 to the reference potential 4 is.
- the collector and emitter of transistor 16 are also connected to the collector and emitter of an npn transistor 19, the base of which is connected to the bases of an npn transistor 20 and an npn transistor 21.
- the emitters of the two transistors 20 and 21 are connected to the reference potential 4.
- the base and collector of the transistor 21 are connected to one another and on the one hand via a resistor 22 with the positive supply potential 11 and on the other hand via a resistor 23 with the emitter of an npn transistor 24, with the base of an npn transistor 25 and with the base of the Transistor 16 coupled.
- the collector is connected to the positive supply potential 11 and the base to the output terminal 9 of the current source circuit.
- the collector of transistor 25, whose emitter is connected to the tap, is also connected to the output terminal 9 of the voltage divider with the resistors 17 and 18 is connected.
- Figure 2 Compared to Figure 1, the embodiment of Figure 2 has also been modified so that the current source 3 of Figure 1 has now been replaced by a current mirror consisting of transistors 20 and 21, so that the collector of transistor 20 now with the emitter of transistor 5 and the base of transistor 6 is connected.
- transistors 7 and 10 are now replaced by pnp transistors 7 'and 10', each consisting of seven identical sub-transistors.
- the reference voltage source shown in FIG. 2 is a so-called bandgap reference, the output voltage of which can be set by means of the resistors 17 and 18.
- the core of the bandgap reference are the two transistors 16 and 25, the collector currents of which are in a predetermined relationship to one another which is determined by the current source circuit. In the exemplary embodiment shown, however, the collector currents are chosen to be the same size and instead the transistor areas are set in the predetermined ratio.
- the setting of the current source circuit also takes place via the area division of the transistors 7 and 10 in conjunction with the resistors 14 and 15. Since the input current and output current are to be of the same size, the transistors 7 'and 10' each consist of the same number of identical sub-transistors.
- resistors 14 and 15 also affect the saturation behavior of transistors 7 'and 10'. Accordingly, since the saturation currents of the transistors 7 'and 10' to one another in this case behave like the reciprocal values of the respectively associated emitter resistors 14 and 15 to one another, it follows that the value of the resistor 14 to the value of the resistor 15 is like the number of sub-transistors of the transistor 10 'to the number of sub-transistors of the transistor 7'. Since both consist of seven sub-transistors each, the values for resistors 14 and 15 are the same, but depending on the application, any relationships between input and output current can also be generated.
- the transistors 16 and 25 are driven by the collector potential of the transistor 25 via the transistor 24 operated as an emitter follower, the emitter connection of which represents the output of the bandgap reference.
- the necessary difference formation between the collector potential of transistor 25 and the collector potential of transistor 16 takes place via a current source circuit consisting of transistor 21 connected to a diode and transistor 19 connected in parallel with transistor 16.
- transistor 20 becomes driven, which is provided for supplying the current source circuit.
- the input current for the diode formed by the transistor 21 is composed on the one hand of a current flowing through the resistor 22 from the supply potential 11 into the diode and on the other hand through the current flowing through the resistor 23 from the emitter of the transistor 24 into the diode .
- the current source circuit according to the invention thus enables the construction of a very precise band gap reference, which also requires only a low supply voltage. For example, with a supply voltage of at least 2.4 V, an output voltage of 1.3 V can be achieved at output terminal 26. This can be achieved with relatively little circuit complexity, in particular with integrated circuit technology, the use of several identically constructed components further increases the accuracy of the entire arrangement.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Electromagnetism (AREA)
- General Physics & Mathematics (AREA)
- Radar, Positioning & Navigation (AREA)
- Automation & Control Theory (AREA)
- Control Of Electrical Variables (AREA)
- Amplifiers (AREA)
Claims (4)
- Circuit source de courant intégrable pour produire un courant de sortie (2) proportionnel à un courant d'entrée (1), caractérisé en ce queune source de courant (3) est connectée, d'une part, à un potentiel de référence (4) et, d'autre part, à l'émetteur d'un premier transistor (5) d'un des types de conduction ainsi qu'à la base d'un second transistor (6) de l'autre type de conduction se trouvant, côté collecteur, au potentiel de référence (4),la base du premier transistor (5) est reliée au collecteur d'un troisième transistor (7) de l'autre type de conduction ainsi qu'à une borne d'entrée (8) pour l'alimentation du courant d'entrée (1),l'émetteur du second transistor (6) est couplé à la base du troisième transistor (7) ainsi qu'à la base d'un quatrième transistor (10) de l'autre type de conduction, relié côté collecteur, à une borne de sortie (9) pour le prélèvement du courant de sortie (2),le collecteur du premier transistor (5) ainsi que les émetteurs des troisième et quatrième transistors (7, 10) sont connectés à un potentiel d'alimentation (11),l'amplification de courant du premier transistor (5) est supérieure aux amplifications de courant des second, troisième et quatrième transistors (6,7,10).
- Circuit source de courant selon la revendication 1, caractérisé en ce qu'une résistance (12, 13) est montée (à chaque fois) entre la base du second et/ou quatrième transistor (6, 10) d'une part, et le potentiel d'alimentation (11) d'autre part.
- Circuit source de courant selon la revendication 1 ou 2, caractérisé en ce qu'une résistance émettrice (14, 15) est montée, à chaque fois, dans le fil d'émetteur des troisième et quatrième transistors (7, 10).
- Circuit source de courant selon la revendication 1, 2 ou 3, caractérisé en ce que les troisième et quatrième transistors (7, 10) sont formés, à chaque fois, par un nombre déterminé de transistors partiels identiques montés en parallèle.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE4302221A DE4302221C1 (de) | 1993-01-27 | 1993-01-27 | Integrierbare Stromquellenschaltung unter Verwendung von bipolaren pnp-Transistoren |
DE4302221 | 1993-01-27 |
Publications (3)
Publication Number | Publication Date |
---|---|
EP0608694A2 EP0608694A2 (fr) | 1994-08-03 |
EP0608694A3 EP0608694A3 (fr) | 1994-11-02 |
EP0608694B1 true EP0608694B1 (fr) | 1997-08-06 |
Family
ID=6479041
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP94100236A Expired - Lifetime EP0608694B1 (fr) | 1993-01-27 | 1994-01-10 | Circuit source de courant intégrable |
Country Status (3)
Country | Link |
---|---|
US (1) | US5473243A (fr) |
EP (1) | EP0608694B1 (fr) |
DE (2) | DE4302221C1 (fr) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6018370A (en) * | 1997-05-08 | 2000-01-25 | Sony Corporation | Current source and threshold voltage generation method and apparatus for HHK video circuit |
AU7276298A (en) * | 1997-05-08 | 1998-11-27 | Sony Electronics Inc. | Current source and threshold voltage generation method and apparatus for hhk video circuit |
US6028640A (en) * | 1997-05-08 | 2000-02-22 | Sony Corporation | Current source and threshold voltage generation method and apparatus for HHK video circuit |
US6507236B1 (en) * | 2001-07-09 | 2003-01-14 | Intersil Americas Inc. | Multistage precision, low input/output overhead, low power, high output impedance and low crosstalk current mirror |
US6518832B2 (en) * | 2001-07-09 | 2003-02-11 | Intersil Americas Inc. | Mechanism for minimizing current mirror transistor base current error for low overhead voltage applications |
DE102005054216B4 (de) | 2004-11-25 | 2017-10-12 | Infineon Technologies Ag | Ausgangsstufe, Verstärkerregelschleife und Verwendung der Ausgangsstufe |
US20220221891A1 (en) * | 2019-05-20 | 2022-07-14 | Hitachi Astemo, Ltd. | Semiconductor devices and in-vehicle electronic control devices |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
NL169239C (nl) * | 1971-10-21 | 1982-06-16 | Philips Nv | Stroomversterker. |
CA1152582A (fr) * | 1979-11-05 | 1983-08-23 | Takashi Okada | Circuit multiplicateur de courant |
NL8006164A (nl) * | 1980-11-12 | 1982-06-01 | Philips Nv | Inrichting voor het reproduceren in een uitgangscircuit van een in een ingangscircuit vloeiende stroom. |
JPS57206107A (en) * | 1981-06-15 | 1982-12-17 | Toshiba Corp | Current mirror circuit |
DE3744756A1 (de) * | 1987-07-07 | 1989-01-26 | Ifm Electronic Gmbh | Konstantstromgenerator |
JPH082010B2 (ja) * | 1990-05-10 | 1996-01-10 | 株式会社東芝 | 電流伝達回路 |
FR2667703A1 (fr) * | 1990-10-05 | 1992-04-10 | Philips Composants | Source de courant a rapport donne entre courant de sortie et d'entree. |
US5157322A (en) * | 1991-08-13 | 1992-10-20 | National Semiconductor Corporation | PNP transistor base drive compensation circuit |
US5311146A (en) * | 1993-01-26 | 1994-05-10 | Vtc Inc. | Current mirror for low supply voltage operation |
-
1993
- 1993-01-27 DE DE4302221A patent/DE4302221C1/de not_active Expired - Fee Related
-
1994
- 1994-01-10 DE DE59403586T patent/DE59403586D1/de not_active Expired - Fee Related
- 1994-01-10 EP EP94100236A patent/EP0608694B1/fr not_active Expired - Lifetime
- 1994-01-18 US US08/183,033 patent/US5473243A/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
US5473243A (en) | 1995-12-05 |
DE4302221C1 (de) | 1994-02-17 |
DE59403586D1 (de) | 1997-09-11 |
EP0608694A3 (fr) | 1994-11-02 |
EP0608694A2 (fr) | 1994-08-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0288016B1 (fr) | Comparateur avec domaine étendu de signal d'entrée à mode commun | |
DE2660968C3 (de) | Differentialverstärker | |
DE3713107C2 (de) | Schaltung zur Erzeugung von konstanten Spannungen in CMOS-Technologie | |
DE3937501A1 (de) | Verfahren und vorrichtung zur erzeugung einer vorspannung | |
DE3835499A1 (de) | Schaltungsanordnung zum einstellen der amplitude eines signals | |
EP0608694B1 (fr) | Circuit source de courant intégrable | |
DE2905659C3 (de) | Gegentakt-Verstärkerkreis | |
DE3048162C2 (de) | Verstärker-Ausgangsschaltungsanordnung | |
DE3027071A1 (de) | Transistorverstaerker mit zwei emittergekoppelten transisorpaaren | |
DE3545392C2 (fr) | ||
DE2924171C2 (fr) | ||
DE3810058A1 (de) | Schmitt-trigger-schaltung | |
EP0237086B1 (fr) | Circuit de miroir de courant | |
DE3329665C2 (fr) | ||
DE3824105A1 (de) | Spannungsregelschaltung | |
EP0085872B1 (fr) | Amplificateur différentiel intégrable | |
EP0133618A1 (fr) | Circuit oscillateur haute fréquence à quartz sous forme de circuit intégré monolithique | |
DE2148880C2 (de) | Stromquelle in integrierter Schaltungstechnik | |
DE3145771C2 (fr) | ||
DE3509595A1 (de) | Schaltungsanordnung | |
DE2404850A1 (de) | Elektronische sicherung fuer eine verstaerkerschaltung | |
EP0429717A1 (fr) | Amplificateur de transconductance | |
DE1814887C3 (de) | Transistorverstärker | |
EP0029480A1 (fr) | Circuit logique du type émetteur-suiveur | |
DE4101577A1 (de) | Transkonduktanzverstaerker |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
AK | Designated contracting states |
Kind code of ref document: A2 Designated state(s): DE FR GB IT |
|
PUAL | Search report despatched |
Free format text: ORIGINAL CODE: 0009013 |
|
AK | Designated contracting states |
Kind code of ref document: A3 Designated state(s): DE FR GB IT |
|
17P | Request for examination filed |
Effective date: 19941205 |
|
GRAG | Despatch of communication of intention to grant |
Free format text: ORIGINAL CODE: EPIDOS AGRA |
|
17Q | First examination report despatched |
Effective date: 19960924 |
|
GRAH | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOS IGRA |
|
GRAH | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOS IGRA |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): DE FR GB IT |
|
REF | Corresponds to: |
Ref document number: 59403586 Country of ref document: DE Date of ref document: 19970911 |
|
ET | Fr: translation filed | ||
ITF | It: translation for a ep patent filed |
Owner name: STUDIO JAUMANN P. & C. S.N.C. |
|
GBT | Gb: translation of ep patent filed (gb section 77(6)(a)/1977) |
Effective date: 19971008 |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed | ||
REG | Reference to a national code |
Ref country code: GB Ref legal event code: IF02 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IT Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES;WARNING: LAPSES OF ITALIAN PATENTS WITH EFFECTIVE DATE BEFORE 2007 MAY HAVE OCCURRED AT ANY TIME BEFORE 2007. THE CORRECT EFFECTIVE DATE MAY BE DIFFERENT FROM THE ONE RECORDED. Effective date: 20050110 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 20060113 Year of fee payment: 13 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 20060120 Year of fee payment: 13 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20060321 Year of fee payment: 13 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20070801 |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 20070110 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: ST Effective date: 20070930 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20070110 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FR Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20070131 |