EP0447922B1 - Resin seal type semiconductor device - Google Patents
Resin seal type semiconductor device Download PDFInfo
- Publication number
- EP0447922B1 EP0447922B1 EP91103751A EP91103751A EP0447922B1 EP 0447922 B1 EP0447922 B1 EP 0447922B1 EP 91103751 A EP91103751 A EP 91103751A EP 91103751 A EP91103751 A EP 91103751A EP 0447922 B1 EP0447922 B1 EP 0447922B1
- Authority
- EP
- European Patent Office
- Prior art keywords
- lead
- power supply
- wire
- frame
- chip
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49503—Lead-frames or other flat leads characterised by the die pad
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/4826—Connecting between the body and an opposite side of the item with respect to the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/078—Adhesive characteristics other than chemical
- H01L2924/07802—Adhesive characteristics other than chemical not being an ohmic electrical conductor
Definitions
- the present invention relates to a resin seal type semiconductor device, and more particularly, to a semiconductor device which supplies electric signals or electric potential from one lead to several pads located away from each other.
- a resin seal type semiconductor device such as DIP (Dual Inline Package) is known.
- a rectangular die support 3 is held at the central portion of a pair of parallel frame bodies 2 through hanging pins 4.
- a plurality of leads 5 which are terminals supplying electric signals are held by the frame bodies 2 through tie bars 6.
- the leads 5 are positioned along the periphery of the die support 3.
- a plating portion 7 is formed at the inner end of each lead 5 by gold-plating or silver-plating.
- a lead frame 1 is composed in this way.
- a semiconductor chip 8 having a plurality of electrode pads 9 along the periphery thereof, is mounted on the central portion of the die support 3.
- each electrode pad 9 provided along the periphery of the semiconductor chip 8 and the corresponding plating portion 7 formed at the inner end of each lead 5 are connected by a bonding wire.
- the whole arrangement except for the outer portions of the leads 5 are resin sealed by mold resin 11.
- the leads 5 and the hanging pins 4 are cut off from the frame bodies 2, and after that, the tie bars 6 are removed and the leads 5 are bent, so that the semiconductor device is composed.
- the mount paste 12 which glues the semiconductor chip 8 to the die support 3, is conductive on non-conductive adhesive.
- each power supply pad and lead supplying power source being electrically connected so that the length of the power supply wires from each power supply pad becomes short. In this way, the wire resistance of the power supply wires of the semiconductor chip may become low.
- EP-A-0 295 459 discloses an electronic assembly having the features described in the preamble of the appended claim 1.
- JP-A-62 205 653 discloses a device having a lead frame and a die-support pad formed independently and coupled after a chip has been fixed to the pad. It is known from Proceedings of the Electronics Components Conference (1988), pages 552 to 557, that it is possible to provide more than one connection from a single lead of a lead frame to a connected semiconductor chip.
- a resin-sealed semiconductor device comprising: a lead frame having a chip support on the central portion of the lead frame and a plurality of leads arranged around the periphery of the chip support, each lead having a bonding site at its inner end adjacent to said chip support, a semiconductor chip mounted on the chip support and having a plurality of contact pads on its surface respective ones of said contact pads being wire bonded to respective ones of said bonding sites of said leads; and moulded resin sealing the lead frame, the semiconductor chip, and the wire lead, characterized in in that a further lead portion of said lead frame is connected to one of said leads and extends above and across said surface of said semiconductor chip to a bonding post adjacent to said chip support, said bonding post being connected by a wire bond to a further one of said contact pads of said chip.
- power source is supplied from one of the leads supplying power source to one of the pads receiving power source by connecting the one lead and the one pad, and power source is supplied from the one lead to another pad located far from the one pad by connecting the one lead and the another pad through the wire lead. Accordingly, it is possible to supply power source or signals from one lead to several pads located far from each other.
- a rectangular die support 33 is held by a lead frame 21 through a pair of hang pins 34.
- a semiconductor chip 51 is mounted on the central portion of the die support 33 through mount paste 12.
- Each lead 43 of the lead frame 21 is connected to an electrode pad 52 of the semiconductor chip 51 through a bonding wire 10.
- a wire lead 46 of the lead frame 21 is positioned above the semiconductor chip 51.
- the semiconductor chip 51 is entirely resin sealed by mold resin 11.
- the lead frame 21 consists of a bed frame 31 as shown in Fig. 3, and a wire frame 41 as shown in Fig. 4 which is laid on the desirable position of the lead frame 31.
- the bed frame 31 is provided with a pair of parallel bed frame bodies 32 and the rectangular die support 33 which is held at the central portion of the bed frame bodies 32 by them through the hang pins 34.
- the plane of the die support 33 is positioned below the plane of the bed frame bodies 32 by bending the hang pins 34 downward.
- the parallel wire frame bodies of the wire frame 41 hold a plurality of leads 43 through tie bars 44.
- the leads 43 are positioned along the periphery of the die support 33 when the wire frame 41 is laid on the bed frame 31.
- One of the leads 43 adjacent to the one wire frame body 42 power supply lead 43a supplying V ss electric potential (ground electric potential).
- a wire lead 46 is connected to the power supply lead 43a and is extended in a direction perpendicular to the wire frame bodies 42, to the other wire frame body 42.
- a bonding post 45 is formed at the portion of the wire lead 46 adjacent to the other wire frame body 42.
- a plating portion 47 is formed at the inner end of each lead 43 by gold-plating or silver plating. The bonding post 45 is also plated.
- the semiconductor chip 51 is provided with a plurality of electrode pads 52 along the periphery thereof.
- Two of the electrode pads 52 are V ss power supply pads 52a, 52b which are located longitudinally opposite to each other.
- the power supply pads 52a, 52b may not be connected to a power supply lead of a conventional lead frame, but may be connected to the power supply lead 43a of the present invention.
- the semiconductor chip 51 is mounted on the central portion of the die support 33 of the bed frame 31 through mount paste 12.
- the wire frame 41 is laid on the bed frame 31 in a manner where the wire frame body 42 is fitted to the predetermined portion of the bed frame body 32, after that the wire frame body 32 is fixed to the bed frame body 32, for example by a welding machine.
- the lead frame 21 is composed of two frames, namely the bed frame 31 and the wire frame 41. Furthermore, the semiconductor chip 51 is mounted on the die support 33, and each lead 43 is positioned at the upper and outer side of each electrode pad 52 of the semiconductor chip 51. The wire lead 46 is crossed above the semiconductor chip 51.
- the power supply lead 43a is positioned at the outer side of the power supply pad 52a, and the wire lead 46 connected to the power supply lead 43a is drawn above the semiconductor chip 51 to the opposite side of the power supply lead 43a without the interference of any other lead 43.
- the bonding post 45 provided at the wire lead 46 may reach reasonably close to the power supply pad 52b.
- V ss electric potential is supplied to the power supply pad 52a by connecting the power supply lead 43a and the power supply pad 52a through the bonding wire 10.
- the electric potential of the wire lead 46 is V ss electric potential.
- V ss electric potential is also supplied to the power supply pad 52b by connecting the bonding post 45 of the wire lead 46 and the power supply pad 52b through the bonding wire 10.
- V ss electric potential is supplied to the power supply pad 52a of the semiconductor chip 51 which is located close to the power supply lead 43a supplying V ss electric potential by connecting the power supply pad 52a and the power supply lead 43a. Furthermore, V ss electric potential is supplied from the power supply lead 43a to another power supply pad 52b located far from the power supply pad 52a by connecting the power supply pad 52b and the power supply lead 43a through the wire lead 46 which is arranged above the semiconductor chip 51 so as not to come into contact with the other lead 43. After that as shown in Fig. 7, the other electrode pads 52 are connected to the plating portions 47 of the leads 43.
- the whole arrangement except for the outer portions of the leads 43 and the power supply lead 43a are resin sealed by mold resin 11. Then, the leads 43, the power supply lead 43a, the hanging pins 34 and the wire lead 46 are cut off from the bed frame body 32 and the wire frame body 42. After that, the tie bars 44 are removed and the leads 43 and the power supply lead 43a are bent, so that the resin seal type semiconductor device of the present invention is composed.
- V ss electric potential is supplied from one power supply lead 43a to two power supply pads 52a, 52b in the above-mentioned embodiment, in the case where there are several power supply pads close to either the power supply lead 43a or the bonding post 45, the several power supply pads may be independently connected to the power supply lead 43a or the bonding post 45 through bonding wires 10.
- V ss electric potential is supplied to the power supply pads 52a, 52b through the wire lead 46
- electric signals from one of the leads 43 may be supplied to several electrode pads 52 through the wire lead 46 which connects the lead 43 and the electrode pads 52.
- wire lead 46 not only one wire lead 46 but also more than two wire leads 46 may be used. In the case of more than two wire leads 46, it is necessary to arrange the wire leads 46 so that the wire leads 46 are out of contact with each other by providing height differences between the wire leads 46 or by spacing the wire leads 46.
Landscapes
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Wire Bonding (AREA)
- Lead Frames For Integrated Circuits (AREA)
Description
- The present invention relates to a resin seal type semiconductor device, and more particularly, to a semiconductor device which supplies electric signals or electric potential from one lead to several pads located away from each other.
- As shown in Figs. 8 and 9, a resin seal type semiconductor device such as DIP (Dual Inline Package) is known.
- A
rectangular die support 3 is held at the central portion of a pair ofparallel frame bodies 2 through hangingpins 4. A plurality ofleads 5 which are terminals supplying electric signals are held by theframe bodies 2 throughtie bars 6. Theleads 5 are positioned along the periphery of the diesupport 3. A platingportion 7 is formed at the inner end of eachlead 5 by gold-plating or silver-plating. A lead frame 1 is composed in this way. As shown in Fig. 9, asemiconductor chip 8 having a plurality ofelectrode pads 9 along the periphery thereof, is mounted on the central portion of thedie support 3. - In this condition, each
electrode pad 9 provided along the periphery of thesemiconductor chip 8 and thecorresponding plating portion 7 formed at the inner end of eachlead 5 are connected by a bonding wire. Next, the whole arrangement except for the outer portions of theleads 5 are resin sealed by mold resin 11. Then, theleads 5 and the hangingpins 4 are cut off from theframe bodies 2, and after that, thetie bars 6 are removed and theleads 5 are bent, so that the semiconductor device is composed. - In Fig. 11, the
mount paste 12 which glues thesemiconductor chip 8 to thedie support 3, is conductive on non-conductive adhesive. - Recently, many semiconductor chips having minute wires have been made because of the reduction of the size of the semiconductor chip, so that the wire resistance becomes high and the problem of noise occurs. In particular, it is required to reduce the size of the power supply wires of the semiconductor chip because the power supply wires occupy the greatest part of the area of the semiconductor chip. In this case, the problem of noise is more liable to happen.
- When the problem of noise occurs, it is difficult to speed up the operation of the semiconductor device.
- In order to solve the situation, it has been proposed that several pads receiving power source (power supply pads) are provided on the semiconductor chip, each power supply pad and lead supplying power source (power supply lead) being electrically connected so that the length of the power supply wires from each power supply pad becomes short. In this way, the wire resistance of the power supply wires of the semiconductor chip may become low.
- However, when there is one power supply lead and several power supply pads located far from each other on the semiconductor chip, such as when, for example when one power supply pad is located close to the power supply lead, and another power supply pad is located opposite the power supply lead, it is impossible to draw the power supply lead to the another power supply pad because of interference of the other leads, and it is therefore impossible to compose such a semiconductor device.
- Incidentally, in addition to the relationship between one power supply lead and several power supply pads, the same situation may occur with respect to the relationship between one lead supplying signals and several electrode pads.
- EP-A-0 295 459 discloses an electronic assembly having the features described in the preamble of the appended claim 1. JP-A-62 205 653 discloses a device having a lead frame and a die-support pad formed independently and coupled after a chip has been fixed to the pad. It is known from Proceedings of the Electronics Components Conference (1988), pages 552 to 557, that it is possible to provide more than one connection from a single lead of a lead frame to a connected semiconductor chip.
- It is an object of the present invention to provide a resin seal type of semiconductor device in which it is possible to compose the semiconductor device when several pads which receive power source or signals from one lead are located far from each other.
- The foregoing object is accomplished by a resin-sealed semiconductor device comprising: a lead frame having a chip support on the central portion of the lead frame and a plurality of leads arranged around the periphery of the chip support, each lead having a bonding site at its inner end adjacent to said chip support, a semiconductor chip mounted on the chip support and having a plurality of contact pads on its surface respective ones of said contact pads being wire bonded to respective ones of said bonding sites of said leads; and moulded resin sealing the lead frame, the semiconductor chip, and the wire lead, characterized in in that a further lead portion of said lead frame is connected to one of said leads and extends above and across said surface of said semiconductor chip to a bonding post adjacent to said chip support, said bonding post being connected by a wire bond to a further one of said contact pads of said chip.
- According to the present invention, for example, power source is supplied from one of the leads supplying power source to one of the pads receiving power source by connecting the one lead and the one pad, and power source is supplied from the one lead to another pad located far from the one pad by connecting the one lead and the another pad through the wire lead. Accordingly, it is possible to supply power source or signals from one lead to several pads located far from each other.
-
- Fig. 1 is a perspective view of a resin seal type semiconductor device according to the present invention;
- Fig. 2 is a cross-sectional view taken on line II-II of Fig. 1;
- Fig. 3 is a plan view showing a bed frame;
- Fig. 4 is a plan view showing a wire frame;
- Fig. 5 is a plan view showing a semiconductor chip on the bed frame;
- Fig. 6 is a plan view showing the wire frame laid on the bed frame;
- Fig. 7 is a plan view similar to Fig. 6 showing the wire frame and the bed frame where wire bonding is made;
- Fig. 8 is a plan view showing a conventional lead frame;
- Fig. 9 is a plan view showing a conventional semiconductor chip laid on the lead frame;
- Fig. 10 is a plan view similar to Fig. 9, showing the semiconductor chip and the lead frame where wire bonding is performed;
- Fig. 11 is a cross-sectional view similar to Fig. 2 showing a conventional semiconductor device.
- An embodiment of a resin seal type semiconductor device of the present invention will become understood from the following detailed description referring to the accompanying drawings, Figs. 1-7.
- As shown in Figs. 1 and 2, a
rectangular die support 33 is held by alead frame 21 through a pair ofhang pins 34. Asemiconductor chip 51 is mounted on the central portion of the diesupport 33 throughmount paste 12. Eachlead 43 of thelead frame 21 is connected to anelectrode pad 52 of thesemiconductor chip 51 through abonding wire 10. Awire lead 46 of thelead frame 21 is positioned above thesemiconductor chip 51. Thesemiconductor chip 51 is entirely resin sealed by mold resin 11. - The
lead frame 21 consists of abed frame 31 as shown in Fig. 3, and awire frame 41 as shown in Fig. 4 which is laid on the desirable position of thelead frame 31. - That is, the
bed frame 31 is provided with a pair of parallelbed frame bodies 32 and therectangular die support 33 which is held at the central portion of thebed frame bodies 32 by them through thehang pins 34. The plane of the diesupport 33 is positioned below the plane of thebed frame bodies 32 by bending thehang pins 34 downward. - The parallel wire frame bodies of the
wire frame 41 hold a plurality ofleads 43 throughtie bars 44. Theleads 43 are positioned along the periphery of thedie support 33 when thewire frame 41 is laid on thebed frame 31. One of the leads 43 adjacent to the onewire frame body 42power supply lead 43a supplying Vss electric potential (ground electric potential). Awire lead 46 is connected to thepower supply lead 43a and is extended in a direction perpendicular to thewire frame bodies 42, to the otherwire frame body 42. Abonding post 45 is formed at the portion of thewire lead 46 adjacent to the otherwire frame body 42. A platingportion 47 is formed at the inner end of eachlead 43 by gold-plating or silver plating. Thebonding post 45 is also plated. - As shown in Fig. 5, the
semiconductor chip 51 is provided with a plurality ofelectrode pads 52 along the periphery thereof. Two of theelectrode pads 52 are Vsspower supply pads - In this case where the
power supply pads power supply pads power supply lead 43a of the present invention. - In Fig. 5, the
semiconductor chip 51 is mounted on the central portion of thedie support 33 of thebed frame 31 throughmount paste 12. In Fig. 6, thewire frame 41 is laid on thebed frame 31 in a manner where thewire frame body 42 is fitted to the predetermined portion of thebed frame body 32, after that thewire frame body 32 is fixed to thebed frame body 32, for example by a welding machine. - In this way, the
lead frame 21 is composed of two frames, namely thebed frame 31 and thewire frame 41. Furthermore, thesemiconductor chip 51 is mounted on thedie support 33, and eachlead 43 is positioned at the upper and outer side of eachelectrode pad 52 of thesemiconductor chip 51. Thewire lead 46 is crossed above thesemiconductor chip 51. - In this case, the
power supply lead 43a is positioned at the outer side of thepower supply pad 52a, and thewire lead 46 connected to thepower supply lead 43a is drawn above thesemiconductor chip 51 to the opposite side of thepower supply lead 43a without the interference of anyother lead 43. Thebonding post 45 provided at thewire lead 46 may reach reasonably close to thepower supply pad 52b. - Accordingly, as shown in Fig. 7, Vss electric potential is supplied to the
power supply pad 52a by connecting thepower supply lead 43a and thepower supply pad 52a through thebonding wire 10. As thewire lead 46 is connected to thepower supply lead 43a, the electric potential of thewire lead 46 is Vss electric potential. Accordingly, Vss electric potential is also supplied to thepower supply pad 52b by connecting thebonding post 45 of thewire lead 46 and thepower supply pad 52b through thebonding wire 10. - Thus, Vss electric potential is supplied to the
power supply pad 52a of thesemiconductor chip 51 which is located close to thepower supply lead 43a supplying Vss electric potential by connecting thepower supply pad 52a and thepower supply lead 43a. Furthermore, Vss electric potential is supplied from thepower supply lead 43a to anotherpower supply pad 52b located far from thepower supply pad 52a by connecting thepower supply pad 52b and thepower supply lead 43a through thewire lead 46 which is arranged above thesemiconductor chip 51 so as not to come into contact with theother lead 43. After that as shown in Fig. 7, theother electrode pads 52 are connected to theplating portions 47 of the leads 43. - Next, the whole arrangement except for the outer portions of the
leads 43 and thepower supply lead 43a are resin sealed by mold resin 11. Then, theleads 43, thepower supply lead 43a, the hanging pins 34 and thewire lead 46 are cut off from thebed frame body 32 and thewire frame body 42. After that, the tie bars 44 are removed and theleads 43 and thepower supply lead 43a are bent, so that the resin seal type semiconductor device of the present invention is composed. - Although it is described that Vss electric potential is supplied from one
power supply lead 43a to twopower supply pads power supply lead 43a or thebonding post 45, the several power supply pads may be independently connected to thepower supply lead 43a or thebonding post 45 throughbonding wires 10. - Although it is described that Vss electric potential is supplied to the
power supply pads wire lead 46, electric signals from one of theleads 43 may be supplied toseveral electrode pads 52 through thewire lead 46 which connects thelead 43 and theelectrode pads 52. - Furthermore, not only one
wire lead 46 but also more than two wire leads 46 may be used. In the case of more than two wire leads 46, it is necessary to arrange the wire leads 46 so that the wire leads 46 are out of contact with each other by providing height differences between the wire leads 46 or by spacing the wire leads 46. - Reference signs in the claims are intended for better understanding and shall not limit the scope.
Claims (4)
- A resin-sealed semiconductor device comprising:
a lead frame (21) having a chip support (33) on the central portion of the lead frame (21) and a plurality of leads (43) arranged around the periphery of the chip support (33), each lead having a bonding site at its inner end adjacent to said chip support;
a semiconductor chip (51) mounted on the chip support (33) and having a plurality of contact pads (52) on its surface respective ones of said contact pads (52) being wire bonded to respective ones of said bonding sites of said leads (43); and
moulded resin (11) sealing the lead frame (21), the semiconductor chip (51), and the wire lead (46),
characterized in that
a further lead portion (46) of said lead frame is connected to one of said leads (43) and extends above and across said surface of said semiconductor chip (51) to a bonding post (45) adjacent to said chip support, said bonding post (45) being connected by a wire bond to a further one of said contact pads (52) of said chip (51). - A resin-sealed semiconductor device as claimed in claim 1, characterized in that the lead frame (21) consists of a bed frame (31) having the chip support (33), and a wire frame (41) laid on the bed frame (31) and having the leads (43) and the further lead portion (46).
- A resin-sealed semiconductor device as claimed in claim 1, characterized in that the further lead portion (46) is connected to a power supply lead (43a) and more than two contact pads (52a, 52b) on said chip receiving the power supply voltage are connected to said further lead portion (46).
- A resin-sealed semiconductor device as claimed in claim 1, wherein the further lead portion (46) is connected to a lead (43) supplying signals and more than two contact pads (52) on said chip are connected to said further lead portion (46).
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62037/90 | 1990-03-13 | ||
JP2062037A JPH0760837B2 (en) | 1990-03-13 | 1990-03-13 | Resin-sealed semiconductor device |
Publications (2)
Publication Number | Publication Date |
---|---|
EP0447922A1 EP0447922A1 (en) | 1991-09-25 |
EP0447922B1 true EP0447922B1 (en) | 1995-11-15 |
Family
ID=13188570
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP91103751A Expired - Lifetime EP0447922B1 (en) | 1990-03-13 | 1991-03-12 | Resin seal type semiconductor device |
Country Status (4)
Country | Link |
---|---|
US (1) | US5089879A (en) |
EP (1) | EP0447922B1 (en) |
JP (1) | JPH0760837B2 (en) |
DE (1) | DE69114554T2 (en) |
Families Citing this family (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2538717B2 (en) * | 1990-04-27 | 1996-10-02 | 株式会社東芝 | Resin-sealed semiconductor device |
ATE186795T1 (en) * | 1990-07-21 | 1999-12-15 | Mitsui Chemicals Inc | ONE PACKAGE SEMICONDUCTOR ARRANGEMENT |
JP2501953B2 (en) * | 1991-01-18 | 1996-05-29 | 株式会社東芝 | Semiconductor device |
JPH05144992A (en) * | 1991-11-18 | 1993-06-11 | Mitsubishi Electric Corp | Semiconductor device and its production, lead frame used for semiconductor production and its production |
JPH05206354A (en) * | 1992-01-24 | 1993-08-13 | Mitsubishi Electric Corp | Semiconductor pressure sensor and its manufacture |
JP2866572B2 (en) * | 1994-02-07 | 1999-03-08 | 三菱電機株式会社 | Semiconductor manufacturing method |
JP3462921B2 (en) * | 1995-02-14 | 2003-11-05 | 三菱電機株式会社 | Semiconductor device |
EP0887850A3 (en) | 1997-06-23 | 2001-05-02 | STMicroelectronics, Inc. | Lead-frame forming for improved thermal performance |
US20030151120A1 (en) * | 2000-06-28 | 2003-08-14 | Hundt Michael J. | Lead-frame forming for improved thermal performance |
US20040109525A1 (en) * | 2002-12-09 | 2004-06-10 | Chieng Koc Vai Chieng Aka Michael | Automatic chip counting system (process) |
US20090278762A1 (en) * | 2008-05-09 | 2009-11-12 | Viasat, Inc. | Antenna Modular Sub-array Super Component |
US8120537B2 (en) * | 2008-05-09 | 2012-02-21 | Viasat, Inc. | Inclined antenna systems and methods |
CN102515082A (en) * | 2011-12-31 | 2012-06-27 | 天水华天科技股份有限公司 | Single-carrier MEMS (micro-electro-mechanical system) device package and production method thereof |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6011462B2 (en) * | 1977-01-31 | 1985-03-26 | 日本電気株式会社 | semiconductor equipment |
JPS58207657A (en) * | 1982-05-28 | 1983-12-03 | Fujitsu Ltd | Manufacture of semiconductor device |
JPS6080230A (en) * | 1983-10-07 | 1985-05-08 | Akita Denshi Kk | Semiconductor device and manufacture thereof |
US4814943A (en) * | 1986-06-04 | 1989-03-21 | Oki Electric Industry Co., Ltd. | Printed circuit devices using thermoplastic resin cover plate |
JPS63169051A (en) * | 1987-01-05 | 1988-07-13 | Nec Corp | Semiconductor device |
US4796078A (en) * | 1987-06-15 | 1989-01-03 | International Business Machines Corporation | Peripheral/area wire bonding technique |
US4985751A (en) * | 1988-09-13 | 1991-01-15 | Shin-Etsu Chemical Co., Ltd. | Resin-encapsulated semiconductor devices |
-
1990
- 1990-03-13 JP JP2062037A patent/JPH0760837B2/en not_active Expired - Fee Related
-
1991
- 1991-03-11 US US07/667,335 patent/US5089879A/en not_active Expired - Fee Related
- 1991-03-12 DE DE69114554T patent/DE69114554T2/en not_active Expired - Fee Related
- 1991-03-12 EP EP91103751A patent/EP0447922B1/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JPH0760837B2 (en) | 1995-06-28 |
DE69114554D1 (en) | 1995-12-21 |
US5089879A (en) | 1992-02-18 |
JPH03263334A (en) | 1991-11-22 |
DE69114554T2 (en) | 1996-05-02 |
EP0447922A1 (en) | 1991-09-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR940007649B1 (en) | Semiconductor device | |
KR100269281B1 (en) | Semiconductor device | |
KR0144164B1 (en) | How to package ELC semiconductor package and semiconductor device | |
EP0447922B1 (en) | Resin seal type semiconductor device | |
US5309021A (en) | Semiconductor device having particular power distribution interconnection arrangement | |
US7508060B2 (en) | Multi-chip semiconductor connector assemblies | |
US5907184A (en) | Integrated circuit package electrical enhancement | |
US7875968B2 (en) | Leadframe, semiconductor package and support lead for bonding with groundwires | |
US5804871A (en) | Lead on chip semiconductor device having bus bars and crossing leads | |
US5910681A (en) | Resin sealed semiconductor device | |
US5451812A (en) | Leadframe for semiconductor devices | |
US5763945A (en) | Integrated circuit package electrical enhancement with improved lead frame design | |
US5990544A (en) | Lead frame and a semiconductor device having the same | |
KR940008340B1 (en) | Leadframe for semiconductor device | |
KR950003908B1 (en) | Semiconductor lead frame | |
KR100537893B1 (en) | Leadframe and multichip package using the same | |
KR100355639B1 (en) | Resin-sealed type semiconductor element and manufacturing method of semiconductor device using the same | |
KR950010866B1 (en) | Surface mounting type semiconductor package | |
KR100525091B1 (en) | semiconductor package | |
EP0430239A1 (en) | Resin molded semiconductor device having tab kept at desired electric potential | |
JP2629461B2 (en) | Resin-sealed semiconductor device | |
KR20010045680A (en) | Lead on chip type semiconductor chip package | |
JPS6245159A (en) | Semiconductor device | |
JPH0851181A (en) | Resin sealed semiconductor device | |
JPH04159791A (en) | Hybrid integrated circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 19910312 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): DE FR GB |
|
17Q | First examination report despatched |
Effective date: 19940530 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): DE FR GB |
|
REF | Corresponds to: |
Ref document number: 69114554 Country of ref document: DE Date of ref document: 19951221 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 19960126 Year of fee payment: 6 |
|
ET | Fr: translation filed | ||
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 19960304 Year of fee payment: 6 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 19960313 Year of fee payment: 6 |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed | ||
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Effective date: 19970312 |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 19970312 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FR Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 19971128 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DE Effective date: 19971202 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: ST |