EP0431754A2 - Circuit de conversion de couleurs - Google Patents

Circuit de conversion de couleurs Download PDF

Info

Publication number
EP0431754A2
EP0431754A2 EP90312089A EP90312089A EP0431754A2 EP 0431754 A2 EP0431754 A2 EP 0431754A2 EP 90312089 A EP90312089 A EP 90312089A EP 90312089 A EP90312089 A EP 90312089A EP 0431754 A2 EP0431754 A2 EP 0431754A2
Authority
EP
European Patent Office
Prior art keywords
information
circuit
pixel
color
locations
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP90312089A
Other languages
German (de)
English (en)
Other versions
EP0431754A3 (en
Inventor
David M. Bakhmutsky
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Advanced Micro Devices Inc
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Publication of EP0431754A2 publication Critical patent/EP0431754A2/fr
Publication of EP0431754A3 publication Critical patent/EP0431754A3/en
Withdrawn legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/14—Display of multiple viewports
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/02—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the way in which colour is displayed
    • G09G5/06—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the way in which colour is displayed using colour palettes, e.g. look-up tables

Definitions

  • This invention relates to color palettes for use in conjunction with video display devices, and more particularly to a color translation circuit for use with color palettes.
  • Figure 1 illustrates in block diagram form, and in a simplified manner, a typical prior art color palette 1, which may be for example an Advanced Micro Devices model Am 81C458(/45l) color palette available from Advanced Micro Devices, 901 Thompson Place, P.O. Box 3453, Sunnyvale California 94088.
  • Color palette 1 receives video information from video memory 2 over bus 3. The information stored in video memory 2 is arranged in planes and in this embodiment eight planes of memory provide information to color palette 1.
  • Color palette 1 converts the video information which is presented in digital form to analog information to provide red, green and blue output signals to typically a color monitor.
  • inputs P0-P7 provide the pixel select information which specifies the color of each pixel for the picture being displayed.
  • lookup table 4 The selection of displayable colors is included in lookup table 4 of color palette 1.
  • lookup table 4 is programmed via bus means, not shown, to provide up to 256 individual addressable locations which may define a unique color at each location.
  • lookup table 4 includes 256 individual addressable storage locations which may be either 24 or 12 bits wide. For 24 bit wide addressable locations, 8 bits are used to define the red output, 8 for the green output and 8 for the blue output. Addressing a location in lookup table 4 is achieved by the input on bus 5, which is as indicated in Figure 1 by the "/" through bus 5 is 8 bits wide, which provides the ability to select any one of the 256 locations.
  • Color palette 1 includes 5:1 multiplexer 12 which receives information from bus 3 and provides 8 bits of output for each of the five groups of inputs P0-P7 received over bus 3. Although there are 40 lines in bus 3 into color palette 1, the 5:1 multiplexer 12 presents only eight inputs at a time to lookup table 4 so that each pixel is defined by the information contained in the location addressed by the 8 bits presented to lookup table 4 over bus 5.
  • Color palette 1 Additional inputs to color palette 1 include OVLO, 1 which is provided over bus 13.
  • the OVLO, 1 input provides overlay information to be displayed on a screen. For the purposes of the present invention, this is not relevant and will not be described in detail.
  • Bus 14 provides both data and address information over input lines D0-D7 which is utilized for transferring data into and out of chip 1.
  • the data provided over bus 14 is for loading information into and reading information from chip 1, in contrast to the data provided over bus 3 which is utilized solely for addressing locations in lookup table 4.
  • the eight planes of memory in video memory 2 provide the ability to identify any of the 256 locations in lookup table 4.
  • a color translation circuit for providing electrical signals to a display device utilizing pixels to display information in a first and a second region on the screen of said display device and further using colors selected from first and second groups of colors, said circuit comprising memory means helping M addressable locations for storing digital information representative of displayable colors and supplying digital signals as outputs from said memory means in response to addressing the storage locations, said memory means including a first group of addressable locations for storing color information for said first region a second group of addressable locations for storing color information for said second region and an output for providing digital signals from said addressable locations; monitor circuit means having inputs for receiving pixel position information and an output coupled to said memory means, said monitor circuit means including means for storing information indicative of the boundaries on said screen of said first and second regions and means for comparing pixel position information with the stored region boundary information and providing an output signal to said memory means which identifies the group of addressable locations which includes the address having the color pixel information for the pixel to be displayed when the position of the to be displayed pixel is
  • the monitor circuit means includes priority circuit means operative to provide to said memory means the identity of the group containing the address of the pixel to be displayed in those areas in which the boundaries of regions overlap.
  • the color translation circuit further includes converter circuit means coupled to the output of said memory means for converting digital information received from addressed memory locations in said memory means to analog signals.
  • the means for storing information indicative of the boundaries of regions comprise registers.
  • the means for storing information indicative of the boundaries of regions comprise registers.
  • the monitor circuit means of the color translation circuit includes first and second registers for storing region boundary locations in a first axis, first and second comparator circuits associated with said first and second registers respectively, said comparators each having a first input coupled to its associated register and a second input for receiving pixel position information for said first axis, said first and second comparator circuit each having an output terminal for providing an output signal, said comparator circuits being programmed such that an output signal is produced by both of said comparator circuits when the pixel position falls between the stored region boundary locations.
  • Figure 1 illustrates a color palette of the type known in the prior art
  • Figure 2 illustrates a display having first, second and third windows
  • FIG. 3 illustrates in block diagram-form the preferred embodiment of the present invention.
  • Figure 4 illustrates in expanded block diagram form the monitor circuit of Figure 3.
  • Figure 3 illustrates the color translation circuit of Applicant's invention which provides the ability to display on a CRT screen a plurality of windows or regions, for example 8 windows or regions of color information, with each window having up to 32 unique colors while utilizing only 5 planes of video memory.
  • display screen 20 having outlined thereon three windows or display regions denoted Window followed by "#" and the number 1, 2 or 3.
  • window 1 overlaps windows 2 and 3 and has priority of display, which is indicated by the solid lines for the entire boundary of window 1.
  • the portions of windows 2 and 3 which are behind window 1 are illustrated in dashed lines.
  • window 1 and 2 have been indicated in X and Y axis nomenclature. More particularly, the left hand boundary of window 1 is indicated by X1 L and the right hand boundary of window 1 in the x axis in indicated by X1 R ; in similar fashion, the upper boundary in the Y axis of window 1 is indicated by Y1 H and the lower boundary of window 1 in the Y axis is indicated by Y1 L . Similarly the left and right sides of window 2 are indicated X2 L and X2 R and the Y axis boundaries for window 2 are denoted Y2 H for the high edge of window 2 and Y2 L for the lower edge.
  • line 21 extending in the X axis direction from the left hand edge of display screen 20 to the right hand edge.
  • Various points on line 21 will be used to illustrated how the appropriate portion of the lookup table of the present invention is accessed to provide the appropriate color information to display windows 1 and 2 on screen 20. More particularly, referring to Figure 2, point A on line 21 denotes a pixel location in window 2, point B denotes a pixel location along line 21 which falls in a region where window 1 overlaps window 2 and finally point C on line 21 illustrates a pixel location along scan line 21 which falls only within window 1.
  • lookup table 24 functions as the memory means for storing color information displayable by the system and includes 256 addressable locations, each 24 bits wide.
  • the present invention is not limited to any particular capacity lookup table and the size illustrated in Figure 3 is merely presented for illustrative purposes. As is true in the prior art, when multiple windows are utilized, certain lesser numbers of total colors than the full capacity of lookup table 24 may be utilized to display information in various screens.
  • the digital information for red, green and blue outputs for each address is loaded into predetermined address locations as desired by the user and for purposes of simplification the bus for loading lookup table 24 and the addressing means are not illustrated in Figure 3.
  • Well known prior art circuitry may be utilized to load lookup table 24 with the color information.
  • Video memory 22 contains the 5 planes of video memory which provides 5 bits of digital data over bus 25 to 5:1 multiplexer 26.
  • the output signals from 5:1 multiplexer 26 are provided over five bit bus 27 which supplies 5 bits of address information to lookup table 24.
  • These 5 bits of address information can define 32 unique colors and may be utilized in conjunction with the output of monitor circuit 23 to address a total of eight groups of 32 locations each, thereby providing up to eight separate windows each having 32 unique color combinations.
  • video memory 22 is used to identify and supply the color for each pixel to be displayed on the display screen and as the scanning circuits move the beam across the face of the tube the combination of the red, green and blue drives define the color for each pixel displayed.
  • the output of monitor circuit 23 over in bus 28, indicated as a 3 line bus by the "/" and 3 adjacent thereto, serves to identify which of the eight addressable groups of addresses in lookup table 24 should be utilized to create the color information for the pixel to be displayed.
  • addressing one of the 256 locations in lookup table 24 provides 24 bits of digital information defining the red, green and blue drive for the pixel to be displayed, and with the circuit illustrated in Figure 3, eight bits of digital data are supplied to digital-to-analog converter 29 in parallel over bus 30 to provide an analog signal on line 31 providing the drive for the red gun, in the case of a CRT drive with color guns.
  • digital-to-analog converter 32 receives over bus 33 digital information which is converted by digital-to-analog converter 32 for the green drive; and digital to analog converter 34 receives 8 bits of parallel information over bus 35, providing the analog drive on output line 36 for the blue drive for the pixel to be displayed.
  • the combination of the outputs from line 31 (red), line 37 (green) and line 36 (blue) define the color of the pixel which will be displayed.
  • monitor circuit 23 determines the identity of the appropriate group of addresses from which the pixel is to be selected.
  • Monitor circuit 23 is loaded with appropriate boundary data and priority information over bus 38.
  • the addressing and loading circuitry for monitor circuit 23 is not here described. Any well known addressing and loading scheme used in the prior art would be applicable with loading of monitor circuit 23 and accordingly a detailed description thereof is not necessary for the purposes of the explanation of the present invention.
  • monitor circuit 23 In addition to providing monitor circuit 23 with boundary data and priority input, in the operation of the present color translation circuit, monitor circuit 23 also receives pixel clock information over line 39 and horizontal synchronization information over line 40.
  • Monitor circuit 23 is illustrated more fully in Figure 4 and reference to Figure 4 in conjunction with Figure 2 will aid in understanding of the operation of the present invention. As pointed out above, monitor circuit 23 serves to identify the appropriate group of color address locations for displaying up to eight windows of information on a display screen. It will of course be appreciated that monitor circuit 23 could support any number of windows by providing additional circuits, and the present invention is not limited to a window monitor having only an eight-window support capability. To illustrate the operation of present invention, the boundaries of the windows to be displayed on the screen are loaded into monitor circuit 23 and for purposes for illustration line 21 in Figure 2 will be utilized as an aid in understanding the operation of the circuit of the present invention.
  • Suitable register/comparator circuits for use in monitor circuit 23 may be constructed using magnitude comparators such as those available from Texas Instruments under the type number SN74AS885, with the number of bits matching the screen resolution requirements.
  • the numerical value loaded into the register portion of register/comparator 46 defines the X1 L location as the pixel count from the left hand edge of screen 20. And similarly, the numerical value loaded into the register portion of register/comparator 47 to denote the X1 R point as the pixel count from the left hand edge of screen 20. With this information in the registers of register/comparator 46 and register/comparator 47, the boundary in the X direction of window 1 is established. To fully define the boundary of window 1 as a region, the line count from the top of screen 20 to upper and lower edges of window 1 are loaded into the registers of register/comparator 48 and 49, respectively.
  • the horizontal synchronization signal provided over line 40 is utilized to indicate the location of the scan line in the Y direction.
  • the position in the Y, or vertical, direction of the scan beam is provided by the number of counts from the top of the screen, the count being provided over line 51 to register/comparator circuits 48-49, 55-56 as well as the other Y boundary register/comparator circuits to provide the position of the scan line in the vertical direction to the register/comparators for the windows displayable on screen 20.
  • counter 51 provides the numerical count of pixels from the left hand edge of screen 20 over line 52 to the register/comparator circuits 46-47, 53-54 and to the other X boundary register/comparator circuits to define the reference point of the pixel to be displayed for a scan across screen 20 in the X direction.
  • the X axis boundaries of window 2 are loaded into left and right register/comparator circuits, with X2 L loaded into register/comparator 53 and the right hand boundary for window 2 (X2 R ) loaded into register/comparator 54.
  • the Y axis boundaries for window 2, Y2 H and Y2 L are loaded into register/comparators 55 and 56 respectively.
  • priority encoder 57 which is utilized to appropriately identify the group of addresses in lookup table 24 when there is an overlap of windows or regions, such as is the case for point B on scan line 21 where the pixel to be displayed should be selected from the group of addresses including the colors established for window 1 since window 1 has the higher priority at that location.
  • Priority encoder 57 could conveniently be implemented using well known generally available devices, such as, for example, Texas Instruments type SN74LS148 8-line to 3-line priority encoder, if the number of possible windows per screen is not more than eight. If the number of windows per screen exceeds 8, similar type circuitry could be utilized.
  • the input count provided from counter 51 over line 52 to register/comparators 46 and 47 results in a digital 1 output on lines A3 and A4 out of register/comparator 53 and 54, respectively, since the comparator portion of register/comparator 53 for X2 L , will indicate the count in the X direction is greater than the data count loaded into the register portion of register/comparator 53 and that count is less than the value loaded into the register portion of register/comparator 54 indicating that the pixel at location A is within the X left and X right region of window 2.
  • register/comparator 53 As indicated in Figure 4 by the "Z" designation in register/comparator 53, a binary "1" will be provided on line A3 when the count on line 52 is greater than or equal to the number loaded into the register section of register/comparator 53.
  • Register/comparator 53 is, as indicated by " ⁇ ⁇ " sign, a less than or equal to register/comparator and provides a binary "1" output on line A4 when the count on line 52 is less than or equal to the count loaded into the register portion of register/comparator 54.
  • the other register/comparator circuits in Figure 4 are denoted with the same type of designation to indicate their functioning.
  • the pixel at location A is of course also within the upper and lower Y boundary of window 2.
  • the horizontal count for the Y axis, provided over line 51 to the Y axis register/comparators, when compared with the high location of the Y axis, will be a count greater than the heighth number in the register of register/comparator 55, thus yielding a digital 1 on line B3.
  • a digital 1 since the heighth count from counter 50 is less than the lower boundary of window 2, a digital 1 will be output on line B4 from register/comparator 56.
  • a digital 1 is provided on line 59 as an input to priority encoder 57.
  • the preprogrammed group of addresses in lookup table 24 is identified by the output on bus 28 so that the addresses within lookup table 24 which include the color information for the pixels to be displayed within window 2 are then identified. Having identified the group of addresses, the particular address within the group is identified by the five bits of address information provided to lookup table 24 over bus 27.
  • Priority encoder 57 provides the address selection over bus 28 to lookup table 24 such that the group of addresses which contain the color information for window 1 will be addressed and the color information for the pixel at location B will be provided by the data stored in the address provided to lookup table 24 over bus 27. It will be recalled that the address information provided over bus 27 defines a portion of the total address needed and the output from monitor circuit 23 is also required since it defines the group of applicable addresses.
  • window 3 in the X and Y axis will be loaded into four register/comparators in the same manner as set forth above with respect to the boundaries for windows 1 and 2, and the group of address locations in lookup table 24 would be determined in a similar fashion by use of the register/comparators and appropriate AND gate to provide and input to priority encoder 57 resulting in an output over bus 28 to lookup table 24.
  • Monitor circuit 23 described in the illustrative example in Figures 3 and 4 supports up to eight windows, and as indicated in Figure 4, the group of four register/comparators for the eighth window include register/comparator 62 to define the left hand boundary of window 8 in the X direction, register/comparator 63 for defining the right hand boundary in the X direction for window 8, register/comparator 64 to provide the heighth or highest portion of window 8 in the Y direction and register/comparator 65 to define the lowest point in window 8 in the Y direction. It will of course be appreciated that a true output on lines A15, A16, B15, and B16 into AND gate 66 results in a digital 1 output on line 67 which is an input to priority encoder 57.
EP19900312089 1989-12-07 1990-11-05 Color translation circuit Withdrawn EP0431754A3 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US44730689A 1989-12-07 1989-12-07
US447306 1989-12-07

Publications (2)

Publication Number Publication Date
EP0431754A2 true EP0431754A2 (fr) 1991-06-12
EP0431754A3 EP0431754A3 (en) 1991-08-14

Family

ID=23775836

Family Applications (1)

Application Number Title Priority Date Filing Date
EP19900312089 Withdrawn EP0431754A3 (en) 1989-12-07 1990-11-05 Color translation circuit

Country Status (2)

Country Link
EP (1) EP0431754A3 (fr)
JP (1) JPH03182796A (fr)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0482746A2 (fr) * 1990-10-23 1992-04-29 International Business Machines Corporation Sélection de tables de consultation pour fenêtres multiples
EP0497344A2 (fr) * 1991-01-30 1992-08-05 Dainippon Screen Mfg. Co., Ltd. Méthode et appareil de traitement d'agencement d'image

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4550315A (en) * 1983-11-03 1985-10-29 Burroughs Corporation System for electronically displaying multiple images on a CRT screen such that some images are more prominent than others
EP0168144A2 (fr) * 1984-06-11 1986-01-15 Northern Telecom Limited Dispositif d'affichage à T.R.C. comportant des fenêtres et des moyens de décalage d'image
EP0329892A2 (fr) * 1988-02-23 1989-08-30 International Business Machines Corporation Système d'affichage comportant un mécanisme pour fenêtres
EP0392551A2 (fr) * 1989-04-14 1990-10-17 Brooktree Corporation Codeur de priorité pour fenêtres

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4550315A (en) * 1983-11-03 1985-10-29 Burroughs Corporation System for electronically displaying multiple images on a CRT screen such that some images are more prominent than others
EP0168144A2 (fr) * 1984-06-11 1986-01-15 Northern Telecom Limited Dispositif d'affichage à T.R.C. comportant des fenêtres et des moyens de décalage d'image
EP0329892A2 (fr) * 1988-02-23 1989-08-30 International Business Machines Corporation Système d'affichage comportant un mécanisme pour fenêtres
EP0392551A2 (fr) * 1989-04-14 1990-10-17 Brooktree Corporation Codeur de priorité pour fenêtres

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
COMPUTER DESIGN. vol. 28, no. 19, October 1, 1989, LITTLETON, MASSACHUSETTS US page 105; TOM WILLIAMS: 'RAMDAC SOLVES WINDOW PALETTE CONFLICTS ' *

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0482746A2 (fr) * 1990-10-23 1992-04-29 International Business Machines Corporation Sélection de tables de consultation pour fenêtres multiples
EP0482746A3 (en) * 1990-10-23 1992-07-01 International Business Machines Corporation Multiple-window lookup table selection
EP0497344A2 (fr) * 1991-01-30 1992-08-05 Dainippon Screen Mfg. Co., Ltd. Méthode et appareil de traitement d'agencement d'image
EP0497344A3 (en) * 1991-01-30 1993-11-03 Dainippon Screen Mfg Image layout processing method and apparatus
US5388192A (en) * 1991-01-30 1995-02-07 Dainippon Screen Mfg. Co., Ltd. Image layout processing method and apparatus

Also Published As

Publication number Publication date
JPH03182796A (ja) 1991-08-08
EP0431754A3 (en) 1991-08-14

Similar Documents

Publication Publication Date Title
US5608423A (en) Video display processor with pixel by pixel hardware scrolling
US4823120A (en) Enhanced video graphics controller
US5241658A (en) Apparatus for storing information in and deriving information from a frame buffer
EP0098868B1 (fr) Appareil de commande de dispositif d'affichage couleur
CA1200027A (fr) Systeme de chevauchement translucide video avec adressage couleurs interactif
US5345552A (en) Control for computer windowing display
US5537156A (en) Frame buffer address generator for the mulitple format display of multiple format source video
EP0133903B1 (fr) Méthode et dispositif de commande d'affichage
US5473342A (en) Method and apparatus for on-the-fly multiple display mode switching in high-resolution bitmapped graphics system
US5606347A (en) Devices systems and methods for flexible format data storage
EP0278972A1 (fr) Appareil et procede d'affichage monochrome/multicolor et images superposees
EP0258560A2 (fr) Contrôleur d'affichage à trames avec résolution spatiale variable et avec profondeur des données des éléments d'image variable
JPS6055393A (ja) カラー・グラフィック・システムとともに使用するカーソル発生装置
US5086295A (en) Apparatus for increasing color and spatial resolutions of a raster graphics system
EP0480564B1 (fr) Améliorations d'un affichage à balaye de trame
US5309552A (en) Programmable multi-format display controller
EP0431754A2 (fr) Circuit de conversion de couleurs
EP0202426B1 (fr) Dispositif numérique d'affichage à balayage àtrame
CA2013615C (fr) Codeur de priorite utilisant des fenetres
US5083121A (en) System for maximizing utilization of a display memory
US5589850A (en) Apparatus for converting two dimensional pixel image into one-dimensional pixel array
JPH0454789A (ja) テレビ画像表示装置
EP0482746A2 (fr) Sélection de tables de consultation pour fenêtres multiples
EP0413483A2 (fr) Système d'affichage
EP0283579B1 (fr) Système d'affichage à balayage à trame avec un générateur de caractères à mémoire à accès direct

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): AT BE CH DE DK ES FR GB GR IT LI LU NL SE

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): AT BE CH DE DK ES FR GB GR IT LI LU NL SE

17P Request for examination filed

Effective date: 19911205

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 19940601