EP0382906B1 - Montage à transistor Darlington protégé - Google Patents

Montage à transistor Darlington protégé Download PDF

Info

Publication number
EP0382906B1
EP0382906B1 EP89121748A EP89121748A EP0382906B1 EP 0382906 B1 EP0382906 B1 EP 0382906B1 EP 89121748 A EP89121748 A EP 89121748A EP 89121748 A EP89121748 A EP 89121748A EP 0382906 B1 EP0382906 B1 EP 0382906B1
Authority
EP
European Patent Office
Prior art keywords
transistor
emitter
base
bipolar transistor
collector
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
EP89121748A
Other languages
German (de)
English (en)
Other versions
EP0382906A2 (fr
EP0382906A3 (fr
Inventor
Andre Peyre Lavigne
Michael Bairanzade
Philippe Lance
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Freescale Semiconducteurs France SAS
Original Assignee
Motorola Semiconducteurs SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Motorola Semiconducteurs SA filed Critical Motorola Semiconducteurs SA
Publication of EP0382906A2 publication Critical patent/EP0382906A2/fr
Publication of EP0382906A3 publication Critical patent/EP0382906A3/fr
Application granted granted Critical
Publication of EP0382906B1 publication Critical patent/EP0382906B1/fr
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
    • H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
    • H03K17/60—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being bipolar transistors
    • H03K17/615—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being bipolar transistors in a Darlington configuration
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/08—Modifications for protecting switching circuit against overcurrent or overvoltage
    • H03K17/082—Modifications for protecting switching circuit against overcurrent or overvoltage by feedback from the output to the control circuit
    • H03K17/0826—Modifications for protecting switching circuit against overcurrent or overvoltage by feedback from the output to the control circuit in bipolar transistor switches

Definitions

  • This invention relates to Darlington transistor arrangements and particularly to such arrangements having over-voltage protection.
  • Such protected Darlington transistor arrangements find application in, for example, automotive applications which are subject to ignition, or solenoid drive, induced voltage spikes.
  • the protected Darlington transistor arrangement of Figure 1 has a number of disadvantages: it is subject to unwanted oscillation which can cause reliability problems in the field; there is typically a delay of 500ns or more before the protection provided by the third transistor comes into effect; and the protection provided varies widely over a working temperature range of -40°C to +125°C.
  • Patent Specification No. WO-A 82 004 509 discloses a three-stage Darlington transistor arrangement having a power transistor, a driver transistor and an initial transistor, all having their collectors connected together as a collector of the arrangement and with the emitter of the initial transistor connected to the base of the driver transistor and the emitter of the driver transistor connected to the base of the power transistor, the emitter of the power transistor providing the emitter of the arrangement and the base of the initial transistor providing the base of the arrangement.
  • a Zener diode is coupled between the junction of the emitter of the initial transistor and the base of the driver transistor via a resistor and a voltage divider circuit connected between collector and the emitter of the arrangement. This produces a permanent leakage current through the voltage divider circuit.
  • DE-A-3 324 476 discloses a similar three-stage arrangement, but with a transistor coupled between the Zener diode and the voltage divider circuit, the collector of the transistor being connected to the collector of the arrangement, the emitter of the transistor being connected to the Zener diode and the base of the transistor being connected to the voltage divider circuit.
  • French Patent Specification FR-A-2 186 739 discloses a two-stage Darlington transistor arrangement with a further transistor connected with its collector-emitter circuit across the collector-base circuit of the output transistor of the arrangement and an avalanche diode connected between the base and the collector of the further transistor.
  • a protected Darlington transistor arrangement fabricated in integrated circuit form having a base terminal, a collector terminal and an emitter terminal, the arrangement comprising:
  • a first known protected Darlington transistor arrangement comprises first and second bipolar transistors T1, T2 connected in conventional Darlington configuration.
  • a third bipolar transistor T3 has its base and collector connected respectively to the base and collector of the transistor T1, and has its emitter connected to the common point of two resistors R1, R2 connected serially between the base of transistor T1 and the emitter of transistor T2.
  • a protection diode D is provided across the collector and emitter of the transistor T2 to protect the transistor in the event of voltage of the wrong polarity being applied thereto.
  • connection of the emitter of the third transistor T3 to the common point of resistors R1, R2 gives rise to unwanted oscillation which can cause reliability problems in the field, there is typically a delay of 500ns or more before the protection provided by the third transistor comes into effect, and the protection provided varies widely over a working temperature range of -40°C to +125°C.
  • a second known protected Darlington transistor arrangement comprises first and second bipolar transistors Q1, Q2 connected in conventional Darlington configuration.
  • a Zener diode D1 is connected across the base and collector of transistor Q1, and transistor Q1 has its emitter connected to the middle of a potential divider formed by resistors r1, r2 connected serially between the base of transistor Q1 and the emitter of transistor Q2.
  • a protection Zener diode D2 is provided across the collector and emitter of the transistor Q2 to protect the transistor in the event of voltage of the wrong polarity being applied thereto.
  • the breakdown voltage of the Zener diode will typically vary by more than 60V over a working temperature range of -40°C to +125°C, the protection depending upon the base to emitter impedance of the Darlington transistor.
  • a protected Darlington transistor arrangement in accordance with a preferred embodiment of the invention includes a first bipolar npn transistor 2 and a second bipolar npn transistor 4 connected in conventional Darlington configuration, the base of the first transistor 2 being connected to the base B of the Darlington transistor, the collectors of the first and second transistors being connected to the collector C of the Darlington transistor, the emitter of the first transistor being connected to the base of the second transistor, and the emitter of the second transistor being connected to the emitter E of the Darlington transistor.
  • a third bipolar npn transistor 6 has its collector connected to the collector C of the Darlington transistor and has its emitter connected, with the emitter of the first transistor, to the base of the second transistor 4.
  • Resistors 10, 12 are connected in series between the base of transistor 2 and the emitter of transistor 4.
  • a Zener diode 8 has its cathode connected to the collector C of the Darlington transistor and has its anode connected to the base of the transistor 6 via a resistor 14.
  • a further resistor 15 is connected between the base of transistor 6 and the common point of the resistors 10, 12. The common point of the resistors 10, 12 is also connected to the emitter of transistor 2.
  • a protection diode 16 is provided across the collector and emitter of the second transistor 4 to protect the transistor in the event of voltage of the wrong polarity being applied thereto.
  • the values of the resistors 10 and 12 are typically approximately 500 ⁇ and 30 ⁇ respectively, the value of the resistor 14 is in the range approximately 2K ⁇ - 6K ⁇ and the value of the resistor 15 is approximately 80 ⁇ .
  • the first transistor 2 acts as driver stage and the second transistor 4 acts as output stage in conventional Darlington manner.
  • the protection provided by the clamp function components 6, 8, 14 and 15 comes into operation with only a short delay.
  • the delay time is formed by the cumulative delay times of the Zener diode 8 (typically in the region of 100ns) and the third transistor 6 (typically in the region of 50ns, since the third transistor 6 need only be switched on sufficiently to sink a collector current of approximately 10mA, rather than approximately 6A necessary to provide protection in the arrangement of Figure 1).
  • the total delay time for over-voltage protection to come into effect in the arrangement of Figure 3 is typically in the region of 150ns, compared with delay times in the region of 500ns and 2 ⁇ s for the known arrangements of Figures 1 and 2 resectively.
  • the protection provided by the clamp arrangement 6, 8, 14 & 15 exhibits greater temperature stability than the known arrangements of Figures 1 and 2. It will be appreciated that, since the protection elements 6, 8, 14 & 15 are not connected to the base of the Darlington transistor but to the base of transistor 4, the protection provided is insensitive to the impedance connected between the base and emitter of the Darlington transistor, producing an effective collector voltage clamp action whatever circuit may be connected to the base of the Darlington transistor.
  • the circuit arrangement of Figure 3 is made in integrated circuit form, the Zener diode 8 being formed by a lateral pinch of p+ and n+ layers in known manner.
  • the Zener diode possesses low variation of breakdown voltage with temperature.
  • the breakdown voltage of the Zener diode varies by approximately 10V over a working temperature range of -40°C to +125°C.
  • the value of the resistor 10 may be made infinite, i.e. the resistor may be removed, without affecting the proper functioning of the circuit.
  • the emitter of the first transistor 2 need not be connected to the resistor 15 and to the common point of resistors 10, 12; instead the emitter of the transistor 2 may be connected to the base of the transistor 4 and to the emitter of the transistor 6, and the resistor 15 may be connected directly to the common point of resistors 10, 12.

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Bipolar Integrated Circuits (AREA)
  • Amplifiers (AREA)
  • Bipolar Transistors (AREA)
  • Electronic Switches (AREA)

Claims (8)

  1. Montage à transistor Darlington protégé, fabriqué sous forme de circuit intégré, ayant une borne de base, une borne de collecteur et une borne d'émetteur, le montage comprenant :
    un premier transistor bipolaire (2) constituant l'étage de commande du montage à transistor Darlington et ayant une base connectée à la borne de base, un collecteur connecté à la borne de collecteur et un émetteur ;
    un deuxième transistor bipolaire (4) constituant l'étage de sortie du montage à transistor Darlington et ayant une base connectée à l'émetteur du premier transistor bipolaire (2), un collecteur connecté à la borne de collecteur et un émetteur connecté à la borne d'émetteur ;
    un troisième transistor bipolaire (6) ayant une base, un collecteur connecté à la borne de collecteur et un émetteur connecté à l'émetteur du premier transistor bipolaire (2) et à la base du deuxième transistor bipolaire (4) ; et,
    une diode Zener (8) couplée entre la base du troisième transistor bipolaire (6) et la borne de collecteur,
    la base du troisième transistor bipolaire (6) étant couplée à l'émetteur du premier transistor bipolaire (2) et à la base du deuxième transistor bipolaire (4) et, indirectement, à l'émetteur du deuxième transistor bipolaire (4),
    et dans lequel la diode Zener (8) est constituée par un pincement latéral de couches de conductivités P+ et N+.
  2. Montage à transistor Darlington protégé selon la revendication 1, dans lequel la base du troisième transistor bipolaire (6) est couplée à l'émetteur du deuxième transistor bipolaire (4) par au moins une première résistance (12).
  3. Montage à transistor Darlington protégé selon la revendication 1 ou la revendication 2, dans lequel l'émetteur du premier transistor bipolaire (2) est couplé à l'émetteur du deuxième transistor bipolaire (4) par la première résistance (12).
  4. Montage à transistor Darlington protégé selon l'une quelconque des revendications précédentes, dans lequel la base du troisième transistor bipolaire (6) est couplée à l'émetteur du premier transistor bipolaire (2) et à la base du deuxième transistor bipolaire (4) par une deuxième résistance (15).
  5. Montage à transistor Darlington protégé selon l'une quelconque des revendications précédentes, dans lequel la diode Zener (8) est couplée à la base du troisième transistor bipolaire (6) par une troisième résistance (14).
  6. Montage à transistor Darlington protégé selon l'une quelconque des revendications précédentes, comprenant en outre une diode de protection (16) couplée entre la borne d'émetteur et la borne de collecteur.
  7. Montage à transistor Darlington protégé selon l'une quelconque des revendications précédentes, comprenant en outre une résistance (10) couplée entre l'émetteur et la base du premier transistor bipolaire (2).
  8. Montage à transistor Darlington protégé selon l'une quelconque des revendications précédentes, dans lequel les premier, deuxième et troisième transistors bipolaires sont des transistors NPN.
EP89121748A 1989-02-17 1989-11-24 Montage à transistor Darlington protégé Expired - Lifetime EP0382906B1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
GB8903697A GB2228639B (en) 1989-02-17 1989-02-17 Protected darlington transistor arrangement
GB8903697 1989-02-17

Publications (3)

Publication Number Publication Date
EP0382906A2 EP0382906A2 (fr) 1990-08-22
EP0382906A3 EP0382906A3 (fr) 1991-11-27
EP0382906B1 true EP0382906B1 (fr) 1997-08-06

Family

ID=10651903

Family Applications (1)

Application Number Title Priority Date Filing Date
EP89121748A Expired - Lifetime EP0382906B1 (fr) 1989-02-17 1989-11-24 Montage à transistor Darlington protégé

Country Status (8)

Country Link
US (1) US5038054A (fr)
EP (1) EP0382906B1 (fr)
JP (1) JPH02291707A (fr)
KR (1) KR930007331B1 (fr)
DE (1) DE68928238T2 (fr)
GB (1) GB2228639B (fr)
HK (1) HK79795A (fr)
SG (1) SG22695G (fr)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5134323A (en) * 1990-08-03 1992-07-28 Congdon James E Three terminal noninverting transistor switch
DE4030418A1 (de) * 1990-09-26 1992-04-02 Bosch Gmbh Robert Leistungsendstufe mit einer darlington-schaltung zum schalten einer induktiven last, insbesondere der zuendspule einer brennkraftmaschine
EP0560086B1 (fr) * 1992-03-10 1997-04-23 Siemens Aktiengesellschaft Circuit de protection pour un transistor à effet de champ MOS de puissance attaquant une charge inductive
DE4225409C1 (de) * 1992-07-31 1993-11-25 Siemens Nixdorf Inf Syst Schaltungsanordnung zum Abbauen von Überspannungen an Transistoren
DE69329489D1 (de) * 1993-02-24 2000-11-02 St Microelectronics Srl Strombegrenzung im Kurzschlussbetrieb des Ausgangs eines Verstärkers zur positiven Klemme
EP0757441B1 (fr) * 1995-07-31 2002-06-26 STMicroelectronics S.r.l. Circuit intégré pour limiter une tension
GB9921935D0 (en) 1999-09-17 1999-11-17 Rolls Royce A nacelle assembly for a gas turbine engine
DE102009046615A1 (de) * 2009-11-11 2011-05-19 Zf Friedrichshafen Ag Leistungsschalteranordnung für einen Wechselrichter
CN109450392A (zh) * 2018-12-27 2019-03-08 苏州英诺迅科技股份有限公司 一种分布式射随放大器
CN109495079A (zh) * 2018-12-29 2019-03-19 苏州英诺迅科技股份有限公司 一种补偿高频增益的达林顿电路

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3435295A (en) * 1966-09-28 1969-03-25 Mohawk Data Sciences Corp Integrated power driver circuit
SE355105B (fr) * 1972-05-30 1973-04-02 Ericsson Telefon Ab L M
FR2267661A1 (en) * 1974-04-09 1975-11-07 App Mecaniques Indle Relay with overcurrent and - voltage protection - has four semiconductor circuits compensating for surges
IT1049596B (it) * 1975-09-18 1981-02-10 Ates Componenti Elettron Dispositivo di protezione per un elemento di potenza di un circuito integrato
JPS548444A (en) * 1977-06-21 1979-01-22 Fuji Electric Co Ltd Oscillation preventing circuit for darlingtonconnection transistor
DE2821085A1 (de) * 1978-05-13 1979-11-15 Bosch Gmbh Robert Zuendanlage fuer eine brennkraftmaschine
DE3120695A1 (de) * 1981-05-23 1982-12-09 Robert Bosch Gmbh, 7000 Stuttgart "schaltungsanordnung mit einem endtransistor zum ein- und ausschalten eines verbrauchers, insbesondere der primaerwicklung einer zu der zuendanlage einer brennkraftmaschine gehoerenden zuendspule"
DE3123667C2 (de) * 1981-06-15 1985-04-18 Robert Bosch Gmbh, 7000 Stuttgart Darlington-Transistorschaltung
DE3324476A1 (de) * 1982-07-17 1984-02-02 Robert Bosch Gmbh, 7000 Stuttgart Darlington-transistorschaltung
DE3431676A1 (de) * 1984-08-29 1986-03-13 Robert Bosch Gmbh, 7000 Stuttgart Integrierte leistungsendstufe
US4633283A (en) * 1985-03-11 1986-12-30 Rca Corporation Circuit and structure for protecting integrated circuits from destructive transient voltages
US4754158A (en) * 1985-05-28 1988-06-28 Texas Instruments Incorporated Dual threshold sensitive transistor turn-off circuit
JPS63185220A (ja) * 1987-01-28 1988-07-30 Mitsubishi Electric Corp カスコ−ド形ＢｉＭＯＳの駆動回路
US4924341A (en) * 1988-04-20 1990-05-08 Texas Instruments Incorporated Transient protector

Also Published As

Publication number Publication date
KR930007331B1 (ko) 1993-08-05
DE68928238D1 (de) 1997-09-11
HK79795A (en) 1995-06-01
EP0382906A2 (fr) 1990-08-22
KR900013714A (ko) 1990-09-06
JPH02291707A (ja) 1990-12-03
SG22695G (en) 1995-06-16
GB2228639B (en) 1992-07-15
GB2228639A (en) 1990-08-29
DE68928238T2 (de) 1998-02-19
GB8903697D0 (en) 1989-04-05
US5038054A (en) 1991-08-06
EP0382906A3 (fr) 1991-11-27

Similar Documents

Publication Publication Date Title
US4633283A (en) Circuit and structure for protecting integrated circuits from destructive transient voltages
JPH0237234Y2 (fr)
EP0352896B1 (fr) Circuit de protection contre ESD pour des processus bipolaires
US5274262A (en) SCR protection structure and circuit with reduced trigger voltage
US6072682A (en) Protection circuit for an electric supply line in a semiconductor integrated device
EP0166581A2 (fr) Circuit "CMOS" de protection contre les surtensions
EP0382906B1 (fr) Montage à transistor Darlington protégé
EP0312097A1 (fr) Dispositif de protection d'entrée pour un composant semi-conducteur
US5568345A (en) Overvoltage protection circuit
US5347185A (en) Protection structure against latch-up in a CMOS circuit
US4287436A (en) Electrical circuit for driving an inductive load
US4125787A (en) Semiconductor switch circuit
JPH0668709B2 (ja) 電圧安定化装置
JP2806503B2 (ja) 半導体素子の短絡保護回路
JPH027461A (ja) 集積回路保護用回路装置
US5764088A (en) Control circuit for an electronic switch, and a switch constituting an application thereof
CA1064107A (fr) Dispositif de commutation a semiconducteur a quatre couches
US5636097A (en) Protective circuit for semiconductor power device
KR0181299B1 (ko) 전력장치를 위한 유도부하 및 제어장치를 구동시키기 위한 전력장치를 포함한 모노리식 집적회로에서 전원 전압의 음의 임펄스에 의해 발생된 기생효과를 방지하기 위한 장치
EP0186518B1 (fr) Protection contre la rupture d'un dispositif à transistor
US4774620A (en) Logic circuit
EP0408124B1 (fr) Circuit de protection contre des surtensions négatives sur l'alimentation d'un circuit intégré comprenant un dispositif de puissance et son circuit de commande
EP0457737B1 (fr) Circuit de protection MOS/BIP
US6815779B1 (en) Integrated circuit including protection against polarity inversion of the substrate potential
US4689500A (en) Comparator with substrate injection protection

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): DE FR IT SE

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): DE FR IT SE

17P Request for examination filed

Effective date: 19920508

17Q First examination report despatched

Effective date: 19941206

GRAG Despatch of communication of intention to grant

Free format text: ORIGINAL CODE: EPIDOS AGRA

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE FR IT SE

ITF It: translation for a ep patent filed

Owner name: BARZANO' E ZANARDO ROMA S.P.A.

REF Corresponds to:

Ref document number: 68928238

Country of ref document: DE

Date of ref document: 19970911

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 19971015

Year of fee payment: 9

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 19971023

Year of fee payment: 9

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SE

Effective date: 19971106

ET Fr: translation filed
PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed
PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 19990730

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 19990901

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES;WARNING: LAPSES OF ITALIAN PATENTS WITH EFFECTIVE DATE BEFORE 2007 MAY HAVE OCCURRED AT ANY TIME BEFORE 2007. THE CORRECT EFFECTIVE DATE MAY BE DIFFERENT FROM THE ONE RECORDED.

Effective date: 20051124