EP0316612A2 - Method of manufacturing a semiconductor device with a recess filled with wiring material - Google Patents

Method of manufacturing a semiconductor device with a recess filled with wiring material Download PDF

Info

Publication number
EP0316612A2
EP0316612A2 EP88117590A EP88117590A EP0316612A2 EP 0316612 A2 EP0316612 A2 EP 0316612A2 EP 88117590 A EP88117590 A EP 88117590A EP 88117590 A EP88117590 A EP 88117590A EP 0316612 A2 EP0316612 A2 EP 0316612A2
Authority
EP
European Patent Office
Prior art keywords
film
wiring material
recess
material film
forming
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP88117590A
Other languages
German (de)
French (fr)
Other versions
EP0316612A3 (en
EP0316612B1 (en
Inventor
Takashi Yoda
Tohru Watanabe
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to JP265943/87 priority Critical
Priority to JP26594387A priority patent/JPH0434295B2/ja
Application filed by Toshiba Corp filed Critical Toshiba Corp
Publication of EP0316612A2 publication Critical patent/EP0316612A2/en
Publication of EP0316612A3 publication Critical patent/EP0316612A3/en
Application granted granted Critical
Publication of EP0316612B1 publication Critical patent/EP0316612B1/en
Anticipated expiration legal-status Critical
Application status is Expired - Lifetime legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers
    • H01L21/3105After-treatment
    • H01L21/311Etching the insulating layers by chemical or physical means
    • H01L21/31127Etching organic layers
    • H01L21/31133Etching organic layers by chemical means
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers
    • H01L21/3205Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321After treatment
    • H01L21/3213Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
    • H01L21/32133Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
    • H01L21/32134Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by liquid etching only
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/7684Smoothing; Planarisation
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00Metal treatment
    • Y10S148/051Etching

Abstract

A method of manufacturing a semiconductor device whereby a wiring material (5) is filled within a recess of an insulating film (3), with the upper surface of the wiring material (5) being uneven, a coating film (6) being evenly deposited on the wiring material (5), the wiring material (5) and the coating film (6) being etched with tetra-methyl-guanide having the same etching speed with respect to the wiring material (5) and the coating film (6) in such a manner that the upper surface of the wiring material (5) filled within the recess is made substantially flat and substantially flush with the upper surface of the insulating film (3). A tetra-methyl-guanide may be used which has a higher etching speed with respect to the wiring material (5) than the coating film (6). In this case, the wiring material (5) has an indentation above the recess, and the coating film (6) is thick above the recess and thin above the insulating film (3). Therefore, the wiring material (5) within the recess is etched in such a manner that the upper surface of the wiring material (5) within the recess is made flat and substantially flush with the upper surface of the insulating film (3).

Description

    BACKGROUND OF THE INVENTION Field of the Art
  • The present invention relates to a method of manufacturing a semiconductor device, and more particularly to a method of manufacturing a semiconductor device with a recess of an insulating layer filled with wiring material.
  • Prior Art
  • As elements formed in a semiconductor device become fine, a contact hole formed in an insulating layer also becomes fine. It is accordingly difficult to reliably form an Al film within a contact hole. The reason for this is that the step coverage of an Al film to the contact hole is poor so that the Al film becomes too thin at the side walls of a contact hole.
  • To solve the above problem, there has been proposed a method whereby an Al film is deposited on an insulating layer to fill a contact hole with the Al film, the Al film on the insulating layer is etched back with the Al film within the contact hole remaining unetched, and then a wiring Al film is deposited. According to this method, since almost all space within the contact hole is filled with Al, there is no problem of a poor step coverage.
  • The above conventional etch-back method will be detailed with reference to Figs. 6A and 6B. The semiconductor device shown in Figs. 6A and 6B has a barrier layer made of titanium nitride film or the like which is formed prior to filling an Al film, in order to avoid possible junction breakage.
  • Referring to Fig. 6A, a semiconductor substrate 1 is formed with specific regions 2a and 2b such as source, drain or the like to which an Al wiring is to be connected. An insulating layer 3 formed on the semiconductor substrate 1 has contact holes 3a and 3b formed above the specific regions 2a and 2b. The contact holes 3a and 3b are deposited with a barrier layer 4 for avoiding possible junction breakage. An Al film 5 is deposited on the entire surface of the barrier layer 4 to fill the Al film within the contact holes 3a and 3b. The Al film 5 thus formed will have indentations 5a and 5b because of the presence of the contact holes 3a and 3b. The depths of the indentations 5a and 5b are dependent on the cross sectional areas of the contact holes 3a and 3b. After etching back the Al film 5, Al remains within the contact holes 3a and 3b as shown in Fig. 6B. The indentations 5a and 5b are transformed into indentations 5a′ and 5b′ on the Al films 5 left within the contact holes, because of isotropic etching. The quantities of the Al films 5 left within the contact holes 3a and 3b are respectively dependent on the cross sectional areas of the contact holes, and there is a large difference between the indentations 5a′ and 5b′. Therefore, even if another Al film is deposited on the Al-films 5 left within the contact holes, electrical contact between the new and old Al films may not be given. Such case occurs not only for contact holes but also for various recesses such as wiring trenches.
  • Fig. 7 shows another example of a semiconductor device manufactured in accordance with the above-­described conventional method. As seen from Fig. 7, a contact hole (or wiring trench) 3a (3c) of an interlayer insulating film 3 on a semiconductor substrate 1 is filled with an Al film. After etching, an Al film 5A remains unetched. If another interlayer film 10 is deposited after a wiring Al film 7 is deposited, a cavity 10a becomes present in some cases as shown in Fig. 7.
  • As described above, according to the conventional method, a wiring material filled within a recess such as a contact hole is etched back. The etched-back surface of the wiring material within the recess has an indentation so that if another wiring material is deposited on the remaining wiring material within the recess, both the materials may not reliably contact each other, or if another interlayer insulating film is deposited on the other wiring material, a cavity may be formed.
  • SUMMARY OF THE INVENTION
  • It is an object of the present invention to provide a method of manufacturing a semiconductor device whereby a flat etched-back surface of a wiring material is obtained irrespective of the presence of a recess such as a contact hole.
  • According to the present invention, a wiring material film is formed on an insulating film on a semiconductor substrate. The wiring material film covers the surface of the insulating film and is filled within the recess. In this condition, the surface of the wiring material film has an indentation above the recess.
  • Next, a coating film is coated over the surface of the wiring material film. The indentation on the surface of the wiring material film is filled with the coating film so that the surface of the coating film becomes flat.
  • Then, the coating film and the wiring material film are etched with tetra-methyl-guanidine (T.M.G.). After etching, the wiring material within the recess has a flat surface.
  • According to the present invention, it is possible to fill a wiring material having a flat surface within a recess of an insulating film on a semiconductor substrate.
  • BRIEF DESCRIPTION OF THE DRAWINGS
    • Figs. 1A to 1C are cross sections showing processes of the manufacturing method according to a first embodiment of the present invention;
    • Fig. 2 is a graph showing a relationship between the concentration of T.M.G. aqueous solution and the etching speed with respect to Al, Si and resist;
    • Fig. 3 is a graph showing a relationship between the temperature of T.M.G. aqueous solution and the etching speed with respect to Al, Si and resist;
    • Figs. 4A to 4C are cross sections showing the processes of the manufacturing method according to a second embodiment of the present invention;
    • Figs. 5A to 5C are cross sections showing the processes of the manufacturing method according to a third embodiment of the present invention;
    • Figs. 6A and 6B are cross sections showing the processes of the conventional manufacturing method; and
    • Fig. 7 is a cross section showing an example of a semiconductor device manufactured by the conventional method.
    DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • Figs. 1A to 1C are cross sections showing the processes of the manufacturing method of a first embodiment of the present invention.
  • Referring to Fig. 1A, a semiconductor substrate 1 is formed with specific regions 2a and 2b such as source, drain or the like to which an Al wiring is to be connected. An insulating layer 3 formed on the semiconductor substrate 1 has contact holes 3a and 3b formed above the specific regions 2a and 2b. The contact holes 3a and 3b and the insulating layer 3 are deposited with a barrier layer 4 for avoiding possible junction breakage. An Al film 5 is deposited on the entire surface of the barrier layer 4 to fill the Al film within the contact holes 3a and 3b, by means of sputtering at high temperature. The Al film 5 thus formed will have indentations 5a and 5b because of the presence of the contact holes 3a and 3b. The depths t1 and t2 of the indentations 5a and 5b are dependent on the sizes (cross sectional areas) of the contact holes 3a and 3b. The depths of the indentations 5a and 5b are approximately in the order of 2000 Å. A resist 6 with low viscosity is coated on the entire surface of the Al film 5, the surface of the resist 6 being flat.
  • Next, the partially fabricated semiconductor device shown in Fig. 1A is dipped within an etching liquid (T.M.G. aqueous solution) which has the same etching speed with respect to the resist 6 and the Al film 5. The resist 6 and Al film 5 are etched at the same etching speed to obtain the semiconductor device as shown in Fig. 1B. In particular, the surfaces of the Al films 5A and 5B left unetched within the contact holes 3a and 3b become flat irrespective of the sizes of the contact holes 3a and 3b.
  • Next, an Al film 7 is deposited on the surface of the partially fabricated semiconductor device shown in Fig. 1B by means of sputtering. This process can be reliably performed because of the flat surface of the Al films 5A and 5B. Thus, the Al films 5A and 5B are in reliable contact with the Al film 7. It is apparent that no cavity is formed even if an interlayer insulating film is deposited on the Al film 7.
  • In the above embodiment and other embodiments described later, resin such as polyimide resin may be used instead of the resist.
  • The T.M.G. aqueous solution used in the etching process in the above embodiment has the characteristics as shown in Fig. 2. The etching liquid has the same etching speed of 125Å/min with respect to Al (indicated by 5 in Fig. 1A) and resist (indicated by 6 in Fig. 1A) if the concentration of the aqueous solution is about 7%. Therefore, the T.M.G. aqueous solution with about 7% concentration can be used as the etching liquid.
  • Fig. 3 shows the etching speed of a T.M.G. aqueous solution of 7% concentration with respect to Al and Si while using the temperature of the solution as a variable. As seen from Fig. 3, the etching speed with respect to the resist and Al becomes equal at about 41°C.
  • Figs. 4A and 4B show a second embodiment of the manufacturing method. Like elements to those shown in Figs. 1A to 1C are designated using identical reference numerals in Figs. 4A and 4B. An interlayer insulating film 3 is represented by 3A.
  • Referring to Fig. 4A, a wiring trench 3c formed in the interlayer insulating film 3 is filled with an Al film 5 by means of sputtering. The Al film 5 thus formed will have a groove 5c on the surface thereof. A resist 6 is deposited on the Al film 5 to fill the groove 5c with the resist 6. Then, the resist 6 and Al film 5 are etched using an etching liquid having the same etching speed with respect to the resist 6 and Al film 5, thus enabling the surface of the Al film which is remained unetched within the trench 3c to be made flat, as shown in Fig. 4B. Next, as shown in Fig. 4C, an Al film 7 is deposited by means of sputtering.
  • Figs. 5A to 5C show a third embodiment of the manufacturing method of this invention.
  • The partially fabricated semiconductor device shown in Fig. 5A, which is the same as that shown in Fig. 1A, is dipped within an etching liquid which has a higher etching speed with respect to the Al film 5 than the resist 6. As such an etching liquid, a T.M.G. aqueous solution with about 15% concentration at 22°C is used, as appreciated from the hatching portion in Fig. 2. The resist 6 and Al film 5 are etched with the etching liquid to obtain the semiconductor device shown in Fig. 5B. In other words, the resist 6 is completely etched off and the Al film 5 is etched to the position indicated by broken lines in Fig. 5A. Al films remaining unetched within the contact holes 3a and 3b have a relatively small difference in surface shape therebetween.
  • Next, as shown in Fig. 5C, an Al film 7 is deposited on the Al films 5C and 5D. Since there is a small difference in surface shape between the Al films 5C and 5D, the Al film 7 can be in reliable contact with the Al films 5C and 5D.
  • A T.M.G. aqueous solution used in this invention can reliably remove the resist without giving any damage to Al, Si or SiO₂ under the resist. This fact will be described in detail taking as an example the case of removing a resist after the patterning of an Al wiring.
  • To remove the resist used in the photo-etching process (PEP), an SH process or an O₂ Asher method has been generally used. The SH process is used to remove a resist on a layer except an Al layer. However, since acid mists are generated, a problem of generating rust on the device, or other problems may arise. In addition, there remains a problem of safety, such as influence upon human body. The O₂ Asher method has a problem of being likely to receive ion damage because of exposure to O₂ plasma, and also the problem of a low productivity.
  • However, if a high concentration T.M.G. aqueous solution is used to remove a resist, no damage is given to the device, the influence of acid contamination and the like upon human body is considerably reduced, and the generation of mists can be greatly suppressed.
  • In particular, an insulation film is first formed on a semiconductor substrate. An Al film is deposited thereon by means of sputtering. A resist is coated on the entire surface of the Al film. Thereafter, the resist is patterned in a desired shape by a photo-etching process (PEP). The Al film is subjected to anisotropic etching, by using the patterned resist as a mask. The resist is then etched by a T.M.G. aqueous solution which, e.g., is used at 22°C and has a 15% concentration as shown in Fig. 2. The T.M.G. aqueous solution of 15% concentration has a higher etching speed with respect to the resist than Al and Si as seen from Fig. 2. Therefore, only the resist is etched, without giving any damage to the Al film under the resist. A resist of both negative and positive types can be etched by the T.M.G. aqueous solution. Since the T.M.G. aqueous solution is alkaline, it neither degrades the working environment due to such as acid contamination, nor greately influences human body, and has a very high stability. The T.M.G. aqueous solution has the characteristics as shown in Fig. 2 so that the process management such as temperature control is not needed.
  • The T.M.G. aqueous solution can be used to remove not only a resist on an Al film, but also a resist on an Si film or an SiO₂ film.

Claims (9)

1. A method of manufacturing a semiconductor device comprising the steps of:
forming an insulating film (3) on a semiconductor substrate (1);
forming a recess such as a contact hole, wiring trench or the like in said insulating film (3);
forming a wiring material film (5) on said insulating film (3} and said recess to fill said wiring material at least within said recess;
coating a coating film (6) on the surface of said wiring material film in a manner to make the surface of said coating film flat;
etching said coating film (6) and said wiring material film (5) sequentially, by using tetra-methyl-­guanide having the same etching speed with respect to said coating film (6) and said wiring material film (5), to leave said wiring material film (5) only within said recess and remove said wiring material film (5) on said insulating film (3), in such a manner that the upper surface of said wiring material film (5) left unetched within said recess is made substantially flush with the upper surface of said insulation film (3), and is made substantially flat; and
forming another wiring material film (7) on said wiring material film (5) and said insulation film (3) to obtain electric connection between said other wiring material film (7) and said wiring material film (5).
2. A method according to claim 1, further comprising a step of forming a barrier layer (4) within said recess and on said insulating film (3), between said recess forming step and said wiring material film filling process.
3. A method according to claim 1, wherein said wiring material film (5) is made of Al, said coating film (6) is a resist, and said tetra-methyl-guanide is used at 22°C and has an aqueous solution concentration of about 7%.
4. A method according to claim 3, wherein said coating film (6) is made of a polyimide-based resin.
5. A method according to claim 1, wherein said insulating film (3) is formed on said semiconductor substrate (1) with an interlayer insulating interposed therebetween.
6. A method of manufacturing a semiconductor device comprising the steps of:
forming an insulating film (3) on a semiconductor substrate (1);
forming a recess such as a contact hole, wiring trench or the like in said insulating film (3);
forming a wiring material film (5) on said insulating film (3) and said recess to fill said wiring material film (5) at least within said recess;
coating a coating film (6) on the surface of said wiring material film (5) in a manner to make flat the surface of said coating film (6);
etching said coating film (6) and said wiring material film (5) sequentially, by using tetra-methyl-­guanide having a higher etching speed with respect to said wiring material film (5) than said coating film (6), to leave said wiring material film (5) only within said recess and remove said wiring material film (5) on said insulating film (3), in such a manner that the upper surface of said wiring material film (5) left unetched within said recess is made substantially flush with the upper surface of said insulation film (3), and is made substantially flat; and
forming another wiring material film (7) on said wiring material film (5) and said insulation film (3) to obtain electric connection between said other wiring material film (7) and said wiring material film (5).
7. A method according to claim 6, further comprising a step of forming a barrier layer (4) within said recess and on said insulating film (3), between said recess forming step and said wiring material film (5) filling process.
8. A method according to claim 6, wherein said wiring material film (5) is made of Al, said coating film (6) is a resist, and said tetra-methyl-guanide is used at 22°C and has an aqueous solution concentration of about 15%.
9. A method according to claim 8, wherein said coating film (6) is made of a polyimide-based resin.
EP19880117590 1987-10-21 1988-10-21 Method of manufacturing a semiconductor device with a recess filled with wiring material Expired - Lifetime EP0316612B1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP265943/87 1987-10-21
JP26594387A JPH0434295B2 (en) 1987-10-21 1987-10-21

Publications (3)

Publication Number Publication Date
EP0316612A2 true EP0316612A2 (en) 1989-05-24
EP0316612A3 EP0316612A3 (en) 1991-01-30
EP0316612B1 EP0316612B1 (en) 1994-08-17

Family

ID=17424236

Family Applications (1)

Application Number Title Priority Date Filing Date
EP19880117590 Expired - Lifetime EP0316612B1 (en) 1987-10-21 1988-10-21 Method of manufacturing a semiconductor device with a recess filled with wiring material

Country Status (5)

Country Link
US (1) US4876223A (en)
EP (1) EP0316612B1 (en)
JP (1) JPH0434295B2 (en)
KR (1) KR920003307B1 (en)
DE (2) DE3851125D1 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2245596A (en) * 1990-07-03 1992-01-08 Samsung Electronics Co Ltd A method for forming a metal layer in a semiconductor device
US5266521A (en) * 1991-03-20 1993-11-30 Samsung Electronics Co., Ltd. Method for forming a planarized composite metal layer in a semiconductor device

Families Citing this family (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5256565A (en) * 1989-05-08 1993-10-26 The United States Of America As Represented By The United States Department Of Energy Electrochemical planarization
US5413966A (en) * 1990-12-20 1995-05-09 Lsi Logic Corporation Shallow trench etch
US5252503A (en) * 1991-06-06 1993-10-12 Lsi Logic Corporation Techniques for forming isolation structures
US5290396A (en) * 1991-06-06 1994-03-01 Lsi Logic Corporation Trench planarization techniques
US5225358A (en) * 1991-06-06 1993-07-06 Lsi Logic Corporation Method of forming late isolation with polishing
US5248625A (en) * 1991-06-06 1993-09-28 Lsi Logic Corporation Techniques for forming isolation structures
US6355553B1 (en) * 1992-07-21 2002-03-12 Sony Corporation Method of forming a metal plug in a contact hole
DE69323513T2 (en) * 1992-07-27 1999-08-12 St Microelectronics Inc Planaxer contact with a gap
JP2885616B2 (en) * 1992-07-31 1999-04-26 株式会社東芝 Semiconductor device and manufacturing method thereof
JP3382357B2 (en) * 1993-08-27 2003-03-04 ヤマハ株式会社 Wiring formation method
US5776827A (en) * 1993-08-27 1998-07-07 Yamaha Corporation Wiring-forming method
JP2947054B2 (en) * 1994-03-04 1999-09-13 ヤマハ株式会社 Wiring formation method
JP3104534B2 (en) * 1994-06-27 2000-10-30 ヤマハ株式会社 The semiconductor device and its manufacturing method
US5459096A (en) * 1994-07-05 1995-10-17 Motorola Inc. Process for fabricating a semiconductor device using dual planarization layers
US7118988B2 (en) * 1994-08-15 2006-10-10 Buerger Jr Walter Richard Vertically wired integrated circuit and method of fabrication
US5981354A (en) * 1997-03-12 1999-11-09 Advanced Micro Devices, Inc. Semiconductor fabrication employing a flowable oxide to enhance planarization in a shallow trench isolation process
KR100268459B1 (en) * 1998-05-07 2000-10-16 윤종용 A method of forming contact plug of semiconductor device
US6410442B1 (en) * 1999-08-18 2002-06-25 Advanced Micro Devices, Inc. Mask-less differential etching and planarization of copper films
US6696358B2 (en) * 2001-01-23 2004-02-24 Honeywell International Inc. Viscous protective overlayers for planarization of integrated circuits
US7700533B2 (en) * 2005-06-23 2010-04-20 Air Products And Chemicals, Inc. Composition for removal of residue comprising cationic salts and methods using same
JP2010016240A (en) * 2008-07-04 2010-01-21 Panasonic Corp Inductor and method of manufacturing the same
CN102820227B (en) * 2011-06-08 2015-08-19 无锡华润上华半导体有限公司 Method of forming a deep trench super pn junction
US9269612B2 (en) * 2011-11-22 2016-02-23 Taiwan Semiconductor Manufacturing Company, Ltd. Mechanisms of forming damascene interconnect structures
CN103077924A (en) * 2013-01-15 2013-05-01 江苏物联网研究发展中心 Upside-down immersion type wafer-evening method
CN105633005A (en) * 2014-10-30 2016-06-01 中芯国际集成电路制造(上海)有限公司 Copper interconnection structure manufacturing method

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2443074A1 (en) * 1978-11-29 1980-06-27 Raychem Corp Optical waveguides having a glass core and a polymer coating, device terminals and for their implementation METHOD
EP0170544A1 (en) * 1984-06-14 1986-02-05 Commissariat A L'energie Atomique Self-aligning method of forming an interconnection line over a contact hole in an integrated circuit
US4636282A (en) * 1985-06-20 1987-01-13 Great Lakes Chemical Corporation Method for etching copper and composition useful therein
EP0234407A1 (en) * 1986-02-28 1987-09-02 General Electric Company Method filling interlevel dielectric via or contact holes in multilevel VLSI metallization structures

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4290668A (en) * 1978-11-29 1981-09-22 Raychem Corporation Fiber optic waveguide termination and method of forming same

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2443074A1 (en) * 1978-11-29 1980-06-27 Raychem Corp Optical waveguides having a glass core and a polymer coating, device terminals and for their implementation METHOD
EP0170544A1 (en) * 1984-06-14 1986-02-05 Commissariat A L'energie Atomique Self-aligning method of forming an interconnection line over a contact hole in an integrated circuit
US4636282A (en) * 1985-06-20 1987-01-13 Great Lakes Chemical Corporation Method for etching copper and composition useful therein
EP0234407A1 (en) * 1986-02-28 1987-09-02 General Electric Company Method filling interlevel dielectric via or contact holes in multilevel VLSI metallization structures

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
IBM TECHNICAL DISCLOSURE BULLETIN vol. 29, no. 9, February 1987, pages 3925-3927, New York, US; "Contact via definition where quartz insulation of metal lines is required" *

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2245596A (en) * 1990-07-03 1992-01-08 Samsung Electronics Co Ltd A method for forming a metal layer in a semiconductor device
GB2245596B (en) * 1990-07-03 1994-11-23 Samsung Electronics Co Ltd A method of forming a metal wiring layer
US5266521A (en) * 1991-03-20 1993-11-30 Samsung Electronics Co., Ltd. Method for forming a planarized composite metal layer in a semiconductor device

Also Published As

Publication number Publication date
US4876223A (en) 1989-10-24
DE3851125T2 (en) 1995-02-23
JPH01108746A (en) 1989-04-26
KR920003307B1 (en) 1992-04-27
EP0316612B1 (en) 1994-08-17
JPH0434295B2 (en) 1992-06-05
EP0316612A3 (en) 1991-01-30
DE3851125D1 (en) 1994-09-22

Similar Documents

Publication Publication Date Title
US6420257B2 (en) Process for forming trenches and contacts during the formation of a semiconductor memory device
US4624864A (en) Process for the autopositioning of an interconnection line on an electric contact hole of an integrated circuit
CN1134840C (en) Semiconductor device and method for fabricating the same
US4803173A (en) Method of fabrication of semiconductor device having a planar configuration
EP0049400B1 (en) Method of smoothing an insulating layer formed on a semiconductor body
JP4970989B2 (en) Structure and method for forming an enlarged head portion of a plug for removing surrounding conditions
EP0335459B1 (en) Electrical connections for electronic devices
KR960032616A (en) Method of manufacturing self-aligned contact hole for semiconductor device
US4461672A (en) Process for etching tapered vias in silicon dioxide
US4830986A (en) Laser manufacture
US4662064A (en) Method of forming multi-level metallization
US5284787A (en) Method of making a semiconductor memory device having improved electrical characteristics
JP3480745B2 (en) A method of manufacturing a semiconductor device
US4670967A (en) Forming multilayer interconnections for a semiconductor device by vapor phase growth process
US5629237A (en) Taper etching without re-entrance profile
EP0312154B1 (en) A method of forming an interconnection between conductive levels
GB1578964A (en) Method of forming electrodes on a semiconductor surface
JP2773729B2 (en) A method of manufacturing a semiconductor device
JPH09181180A (en) Semiconductor integrated circuit and its manufacture
US5397742A (en) Method for forming tungsten plug for metal wiring
CN1042274A (en) Method of manufacturing semiconductor device
KR950012554B1 (en) Method of manufacturing a storage node of vlsi semiconductor device
EP0200525A2 (en) Via in an integrated circuit and process for producing same
US5466637A (en) Method of making a self-aligned contact in semiconductor device
US6734084B1 (en) Method of manufacturing a semiconductor device with recesses using anodic oxide

Legal Events

Date Code Title Description
AK Designated contracting states:

Kind code of ref document: A2

Designated state(s): DE FR GB

17P Request for examination filed

Effective date: 19881021

AK Designated contracting states:

Kind code of ref document: A3

Designated state(s): DE FR GB

17Q First examination report

Effective date: 19931110

AK Designated contracting states:

Kind code of ref document: B1

Designated state(s): DE FR GB

REF Corresponds to:

Ref document number: 3851125

Country of ref document: DE

Date of ref document: 19940922

ET Fr: translation filed
26N No opposition filed
REG Reference to a national code

Ref country code: GB

Ref legal event code: 746

Effective date: 19980909

REG Reference to a national code

Ref country code: FR

Ref legal event code: D6

REG Reference to a national code

Ref country code: GB

Ref legal event code: IF02

PGFP Postgrant: annual fees paid to national office

Ref country code: DE

Payment date: 20071018

Year of fee payment: 20

PGFP Postgrant: annual fees paid to national office

Ref country code: FR

Payment date: 20071009

Year of fee payment: 20

Ref country code: GB

Payment date: 20071017

Year of fee payment: 20

REG Reference to a national code

Ref country code: GB

Ref legal event code: PE20

Expiry date: 20081020

PG25 Lapsed in a contracting state announced via postgrant inform. from nat. office to epo

Ref country code: GB

Free format text: LAPSE BECAUSE OF EXPIRATION OF PROTECTION

Effective date: 20081020