EP0277962A1 - Appareil d'affichage graphique a balayage recurrent - Google Patents

Appareil d'affichage graphique a balayage recurrent

Info

Publication number
EP0277962A1
EP0277962A1 EP19870904714 EP87904714A EP0277962A1 EP 0277962 A1 EP0277962 A1 EP 0277962A1 EP 19870904714 EP19870904714 EP 19870904714 EP 87904714 A EP87904714 A EP 87904714A EP 0277962 A1 EP0277962 A1 EP 0277962A1
Authority
EP
European Patent Office
Prior art keywords
display
array
vram
displays
vrams
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP19870904714
Other languages
German (de)
English (en)
Inventor
Richard James Jales
Derek John Parkyn
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sigmex Ltd
Original Assignee
Sigmex Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from GB868617579A external-priority patent/GB8617579D0/en
Application filed by Sigmex Ltd filed Critical Sigmex Ltd
Publication of EP0277962A1 publication Critical patent/EP0277962A1/fr
Withdrawn legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/14—Digital output to display device ; Cooperation and interconnection of the display device with other functional units
    • G06F3/1423—Digital output to display device ; Cooperation and interconnection of the display device with other functional units controlling a plurality of local displays, e.g. CRT and flat panel display
    • G06F3/1431—Digital output to display device ; Cooperation and interconnection of the display device with other functional units controlling a plurality of local displays, e.g. CRT and flat panel display using a single graphics controller
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/14—Digital output to display device ; Cooperation and interconnection of the display device with other functional units
    • G06F3/153—Digital output to display device ; Cooperation and interconnection of the display device with other functional units using cathode-ray tubes
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T1/00—General purpose image data processing
    • G06T1/20—Processor architectures; Processor configuration, e.g. pipelining
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
    • G09G5/39—Control of the bit-mapped memory
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/34—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators for rolling or scrolling
    • G09G5/346—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators for rolling or scrolling for systems having a bit-mapped display memory

Definitions

  • This invention relates to raster-scan graphical display apparatus and in particular is concerned with the organisation of the display store and the associated devices for entering and retrieving data from the data store.
  • VRAM video ram
  • the VRAM is shown as comprising a rectangular array of bit storage positions, a column address decoder, a row address decoder.
  • a recirculating parallel-in/serial-out shift register 4 and a tap select decoder 5 are connected as shown.
  • a row of such storage positions can be selected by means of the row address decoder while the column address decoder 2 enables all columns of the storage array 1 simultaneously.
  • a video ram is shown connected to the input of a digital-to-analogue converter which provides an analogue drive signal for the display.
  • raster scan graphical display apparatus for use with computer terminals and comprising a plurality of VRAM stores organised for operation as a k x m array corresponding to an array of data positions each comprising a pixel of the display to be provided and where k is the number of VRAMs in each row and m is the number of VRAMs in each column, each VRAM store being arranged for the storage of data for a plurality of corresponding data positions for a plurality of display terminals, means being provided for cyclically accessing the rows of the VRAM array so as to correspond with consecutive lines of the respective displays.
  • the array is square and corresponds to a square pixel array of each of the displays.
  • a barrel shifter may be provided to control the cyclic access of the respective display terminals to the rows of the VRAM array.
  • Fig. 1 is a schematic diagram of a conventional VRAM storage arrangment
  • Fig. 2 is a block circuit diagram of the arrangement shown in Fig. 1 providing an output for a display
  • Fig. 3 is a block circuit diagram of raster scan graphical display apparatus embodying this invention.
  • Fig. 4 is a block schematic diagram of the data storage arrangement of the raster scan graphical display apparatus shown in Fig. 3;
  • Fig. 5 is a memory bit map illustrating the operation of the apparatus shown in Fig. 4;
  • Fig. 6 is a schematic diagram and associated graphs illustrating some aspects of the operation of the apparatus shown in Fig. 4;
  • Figs. 7 to 9 are schematic diagrams and tables illustrating the operation of the apparatus shown in Fig. 3.
  • Fig. 10 is a block schematic diagram corresponding to Fig. 4 of a modified form of the data storage arrangement.
  • raster scan graphical display apparatus 10 is arranged for use between a host computer 11 and a plurality (in the present case four) of display terminals 12 to 15.
  • the apparatus 10 comprises, as is shown in Fig. 4, a 4 x 4 array of VRAMs 0,0 to 3,3. Each row of the array is associated with a respective one of recirculating parallel-in/serial-out shift registers 16 to 19 whose serial outputs are connected to respective inputs of a barrel shifter 20 having shift control means 21 whose operation will be described below.
  • the barrel shifter 20 provides serial outputs respectively corresponding to selected ones of its serial inputs to digital-to-analogue converters 22 to 25 in a cyclic sequence determined by the shift control means 21.
  • the analogue signal outputs from the digital-to-analogue converters are respectively connected to the display terminals 12 to 15.
  • the apparatus shown in Fig. 4 is arranged to provide a display data memory whose bit map is as shown in Fig. 5 from which it can be seen that the four different displays occupy respectively different areas of the bit map of the data storage array.
  • each of the display storage areas has associated with it a respective line start address XSAO, YSAO to XSA3, YSA3.
  • the line start address XSAO, YSAO corresponds to the display of the terminal 12, XSA1, YSA1 to the display of the terminal 13, XSA2, YSA2 to the display of the terminal 14 and XSA3, YSA3 to the display of the terminal 15.
  • Fig. 6 there is shown the general arrangement of a single (for the sake of simplicity) display storage area and its relationship to the line start address.
  • the graphs also show the relationship of the various periods of the operational cycle in relation to the normal line blanking and line synchronisation pulses.
  • Fig. 6 during the line blanking period, 1 is a first time interval during which conventional dynamic memory refresh cycles can be provided and 2 is the time interval during which the four respective line start addresses are supplied to the respective rows of VRAMs.
  • each row of VRAMs provides a series of pixels comprising one line of that one of the displays to which the relevant row of VRAMs is presently connected by means of the barrel shifter 20.
  • the preferred arrangement of pixel contributions to each display line by the individual VRAMs in the relevant row is similar to the "modulo 4" arrangement for the y-direction described below where the x-direction runs parallel with the columns.
  • the pixels stored in the x-direction comprise 0 modulo 4 (0,4,8,%), 1 modulo 4 (1,5,9,%), 2 modulo 4 (2,6,10,%) and 3 modulo 4 (3,7,11,7) in the respective VRAMs of the row where the integers in question represent the address in the x-direction of the display line.
  • This optimises the processing of a 4 x 4 (generally k x k, e.g.
  • Fig. 7 how the VRAM rows contribute to the consecutive lines of each display, it being understood that each VRAM row can only contribute to one line of one display during each cycle stage of the storage array corresponding to a single setting of the barrel shifter.
  • m,n,p and q are the current line Y addresses divided by four over the complete Y address range for the respective displays.
  • Fig. 8 illustrates the relationship of the barrel shifter setting for the display terminal 12.
  • the barrel shifter is caused to change position by means of the shift control means 21 so as to connect the VRAM rows and associated shift registers 16 to 19 respectively to digital-to-analogue converters 25,22,23 and 24 (display terminals 15,12,13 and 14).
  • This association is indicated in Fig. 9 by the entries in respect of display line 1 modulo 4, while Fig. 7 indicates the direct association between the VRAM rows and the relevant display line for each of the display terminals.
  • Barrel shifter 20 is then shifted through further changes in position for the transfers corresponding to display lines 2 and 3 modulo 4 as indicated in Figs. 7 to 9.
  • the next change in position of the barrel shifter brings it back to its reset or initial position for the start of a new cycle of display data transfers.
  • FIG. 10 there is shown a modified form of the arrangement shown in Fig. 4 in the sense that the arrangement shown in Fig. 10 comprises an 8 x 8 array of VRAMs capable of driving a maximum of 8 independent displays as compared with 4 independent displays which can be driven by means of the arrangement shown in Fig. 4. Otherwise the two arrangements operate in a similar manner.
  • a plurality of display terminals can be driven via a common data storage array providing pixel array capabilities with regard to image handling and processing and since all four heads have access to all the image information in the storage array whether such image information is stored as predetermined primitive images or working images, there are many advantages to be gained from the common access for all the display terminals.
  • Video RAMS 0,0 to 3,3 whose rows provide respect consecutive lines of the raster in cyclic sequence determined by means of a barrel shifter (20). All four displays can t use common data storage and operate using an appropriately sized pixel array e.g. 4 x 4, 8 x 8, for image handling and p cessing. FOR THE PURPOSES OF INFORMATION ONLY

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Human Computer Interaction (AREA)
  • General Engineering & Computer Science (AREA)
  • Computer Graphics (AREA)
  • Computer Hardware Design (AREA)
  • Controls And Circuits For Display Device (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Abstract

Quatre affichages indépendants (12 à 15) sont commandés par une série de mémoires vidéo à accès sélectif (0,0 à 3,3) dont les rangées fournissent des lignes consécutives respectives du canevas selon une séquence cyclique déterminée à l'aide d'un décaleur cylindrique (2). Les quatre affichages peuvent alors utiliser tous une mémoire commune de données et fonctionner avec un agencement d'éléments d'image de la grandeur appropriée, par exemple 4 x 4, 8 x 8, pour saisir et traiter des images.
EP19870904714 1986-07-18 1987-07-17 Appareil d'affichage graphique a balayage recurrent Withdrawn EP0277962A1 (fr)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
GB868617579A GB8617579D0 (en) 1986-07-18 1986-07-18 Raster graphical display system
GB8617579 1986-07-18
GB8630894 1986-12-24
GB868630894A GB8630894D0 (en) 1986-07-18 1986-12-24 Raster graphical display apparatus

Publications (1)

Publication Number Publication Date
EP0277962A1 true EP0277962A1 (fr) 1988-08-17

Family

ID=26291057

Family Applications (1)

Application Number Title Priority Date Filing Date
EP19870904714 Withdrawn EP0277962A1 (fr) 1986-07-18 1987-07-17 Appareil d'affichage graphique a balayage recurrent

Country Status (3)

Country Link
EP (1) EP0277962A1 (fr)
GB (1) GB2205470B (fr)
WO (1) WO1988000751A2 (fr)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL8902726A (nl) * 1989-11-06 1991-06-03 Oce Nederland Bv Werkwijze en inrichting voor het bewerken van data afkomstig van beelden.
EP0568526B1 (fr) * 1990-02-16 1998-01-28 Nadimelia (Overseas) Limited Systeme d'affichage
GB2243519B (en) * 1990-04-11 1994-03-23 Afe Displays Ltd Image display system
GB2243062B (en) * 1990-04-11 1994-06-01 Afe Displays Ltd Image creation system
US5357606A (en) * 1992-02-25 1994-10-18 Apple Computer, Inc. Row interleaved frame buffer
US6348978B1 (en) * 1997-07-24 2002-02-19 Electronics For Imaging, Inc. Method and system for image format conversion

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2123656B (en) * 1982-06-09 1987-02-18 Tatsumi Denshi Kogyo Kk A method and an apparatus for displaying a unified picture on crt screens of multiple displaying devices

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See references of WO8800751A2 *

Also Published As

Publication number Publication date
WO1988000751A3 (fr) 1988-04-07
GB8806423D0 (en) 1988-04-20
WO1988000751A2 (fr) 1988-01-28
GB2205470A (en) 1988-12-07
GB2205470B (en) 1990-08-29

Similar Documents

Publication Publication Date Title
US5917770A (en) Semiconductor memory device for temporarily storing digital image data
US5568431A (en) Memory architecture and devices, systems and methods utilizing the same
EP0447225B1 (fr) Méthode et appareil pour maximaliser la cohérence l'adresses de colonne pour l'accès de portes sérielles et aléatoires dans un système graphique à tampon de trame
EP0135940A2 (fr) Circuit de mémoire à double porte
EP0246277A1 (fr) Architecture de memoire de trame rapide utilisant des ram dynamiques
US4903217A (en) Frame buffer architecture capable of accessing a pixel aligned M by N array of pixels on the screen of an attached monitor
EP0146227A2 (fr) Système et méthode d'affichage à balayage à trame
JPH02214090A (ja) ランダム・アクセス・メモリー装置
CN108630139B (zh) 图像显示处理方法及装置、显示装置及存储介质
EP0051655B1 (fr) Appareil d'affichage et de stockage d'informations d'images de television en utilisant une memoire accessible par un ordinateur
EP0480564B1 (fr) Améliorations d'un affichage à balaye de trame
EP0277962A1 (fr) Appareil d'affichage graphique a balayage recurrent
JP4727038B2 (ja) 隣接した列のグループ内を交互走査制御されるマトリクスディスプレイスクリーンへの表示方法
JPH02893A (ja) 表示装置およびその作動方法
EP0497493A2 (fr) Système de traitement de signal avec espace mémoire réduit
US11282434B1 (en) Driving method for active matrix display
US8723878B2 (en) Display device integrated circuit (DDI) with adaptive memory control and adaptive memory control method for DDI
KR100297716B1 (ko) 높은멀티비트자유도의반도체메모리장치
CA2231010C (fr) Methode et dispositif de stockage de donnees d'image
JPH0242489A (ja) 画像表示装置
JPH06102842A (ja) 分割シリアルレジスタ及び動作カウンタの付いたビデオランダムアクセスメモリを含むグラフィックディスプレイシステム
EP0274510A1 (fr) Appareil de traitement d'affichage
JPH0581940B2 (fr)
JPS62151987A (ja) 画像処理用マルチ・ポ−ト・メモリ
JPS62108282A (ja) 画像表示装置

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 19880321

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): DE FR NL

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 19900201