EP0231452A2 - Mikroprozessorsysteme für elektronische Frankiereinrichtungen - Google Patents

Mikroprozessorsysteme für elektronische Frankiereinrichtungen Download PDF

Info

Publication number
EP0231452A2
EP0231452A2 EP86116058A EP86116058A EP0231452A2 EP 0231452 A2 EP0231452 A2 EP 0231452A2 EP 86116058 A EP86116058 A EP 86116058A EP 86116058 A EP86116058 A EP 86116058A EP 0231452 A2 EP0231452 A2 EP 0231452A2
Authority
EP
European Patent Office
Prior art keywords
microprocessor
data
memories
accounting
random access
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP86116058A
Other languages
English (en)
French (fr)
Other versions
EP0231452B2 (de
EP0231452A3 (en
EP0231452B1 (de
Inventor
Frank T Check, Jr.
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Pitney Bowes Inc
Original Assignee
Pitney Bowes Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=26087383&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=EP0231452(A2) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Application filed by Pitney Bowes Inc filed Critical Pitney Bowes Inc
Priority to EP96110413A priority Critical patent/EP0736846B1/de
Priority to EP92114140A priority patent/EP0513880B1/de
Priority claimed from EP83100639A external-priority patent/EP0085385A3/de
Publication of EP0231452A2 publication Critical patent/EP0231452A2/de
Publication of EP0231452A3 publication Critical patent/EP0231452A3/en
Application granted granted Critical
Publication of EP0231452B1 publication Critical patent/EP0231452B1/de
Publication of EP0231452B2 publication Critical patent/EP0231452B2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G07—CHECKING-DEVICES
    • G07B—TICKET-ISSUING APPARATUS; FARE-REGISTERING APPARATUS; FRANKING APPARATUS
    • G07B17/00—Franking apparatus
    • G07B17/00185—Details internally of apparatus in a franking system, e.g. franking machine at customer or apparatus at post office
    • G07B17/00362—Calculation or computing within apparatus, e.g. calculation of postage value
    • G—PHYSICS
    • G07—CHECKING-DEVICES
    • G07B—TICKET-ISSUING APPARATUS; FARE-REGISTERING APPARATUS; FRANKING APPARATUS
    • G07B17/00—Franking apparatus
    • G07B17/00185—Details internally of apparatus in a franking system, e.g. franking machine at customer or apparatus at post office
    • G07B17/00362—Calculation or computing within apparatus, e.g. calculation of postage value
    • G07B2017/00395—Memory organization
    • G07B2017/00411—Redundant storage, e.g. back-up of registers

Definitions

  • This invention relates to microprocessor systems and is applicable to electronic postage arrangements having electronic accounting units.
  • An electronic postage meter having an acounting unit with a microprocessor, and nonvolatile memory for storing accounting data is disclosed, for example, in US Patent Application Serial No.089,413 (US Patent No. 4,301,507).
  • the accounting data is stored in the random access memory and retrieved from the random access memory by way of common address and data lines of the microcomputer system. While in most instances it can be ensured that the accounting data stored in the memory will be correct, there are certain conditions that can occur that can result in non-detectable errors in the data.
  • the microprocessor program for the postal meter thus includes a subroutine for comparing the data stored in the redundant memories, to provide an error indication if the stored data in the two memories is different. While this technique increases the reliability of the stored data, there are certain conditions in which even this type of a redundant system will not enable the determination of an error. Furthermore, the known system tests during printing for various indications of malfunction of the print value setting and printing mechanisms. Other types of malfunction are also detected. Upon detection of a malfunction, an appropriate failure code is written into memory and the meter is disabled. It must, of course, be emphasized that, in a postage meter, it is essential that the highest degree of reliability of the accounting data be obtained.
  • An object of the present invention is to provide a microprocessor system for an electronic postage meter wherein the possibility of error conditions that are not detectable is reduced.
  • a microprocessor system for an electronic postage arrangement comprising: a microprocessor; register means coupled to said microprocessor for storing postage accounting data; a plurality of sensors for detecting operation conditions in said postage meter; and said microprocessor having a software routine stored in a permanent memory to check said sensors periodically during operation; characterised by means responsive to the noncorrespondence of the outputs of said sensors and a unique code stored in said microprocessor permanent memory, upon a comparison performed in accordance with said software routine, for indicating an error condition.
  • a microprocessor system for an electronic postage meter and characterised by: a microprocessor with a plurality of address lines and a plurality of data lines, and control line means, and random access memory means connected to said address and data lines and control line means to enable transfer of data between said random access memory means and microprocessor; a printer connected to be controlled by said microprocessor; and feedback means for signalling the setting of the printer means to the microprocessor, wherein said random access memory comprises first and second random access memories; and means independently responsive to feedback from said feedback means to update the accounting data in each of said first and second random access memories.
  • a microprocessor system for an electronic postage meter characterised by: a printing means; first and second microprocessors; first and second accounting memories connected to be separately controlled by said first and second microprocessors, said first and second microprocessors having program routines for separately updating their respective accounting memories to account for the printing of postage by said printing means; and means for comparing the accounting results in said first and second accounting memories for disabling said postage meter in the absence of a coincidence of data in said first and second accounting memories.
  • a microprocessor system characterised by an address bus having a plurality of address lines; a data bus having a plurality of data lines; a control bus having a plurality of control lines; a micorprocessor connected to each of the address lines of data lines of said address and data bus, and coupled to said control bus; and first and second random access memories each connected to different lines of said address bus and different lines of said data bus, whereby said random access memories may be separately addressed.
  • a microprocessor system forming an electronic accounting system, such as may be employed in an electronic postage meter.
  • the system incorporates a central processing unit 10, such as a microprocessor, and a read only memory 11 storing programs for operation of the system.
  • the central processing unit 10 is coupled to one or more peripherals, such as, for example, the printing unit 12 and control unit 13 of an electronic postage meter such as disclosed in copending U.S. Patent Application Serial No. 089,413 (Patent No. 4,301,507).
  • a secure housing 14 surrounds various components of the system, such as the central processing unit 10 and printing unit 12.
  • the ports are in the form of a pair of one-way transmission paths with opto couplers 15 and 16 at the secure housing, in order to inhibit the application of any electric potentials to the accounting unit without showing evidence of attempts to damage the unit.
  • the opto couplers preferably provide for two-way serial intercommunication between the units on a bit-by- bit basis, in order to minimize the number of ports necessary in the housing.
  • the printing unit, as well as the control unit may, if desired, have separate microprocessors incorporated therein, enabling the use of a plurality of dedicated microprocessor systems. This not only enhances the security of the system, but also increases its reliability by restricting the required tasks of each microprocessor to a specific portion of the overall operation of the system. For example, the possibility of conflicting program requirement is thereby greatly reduced.
  • a pair of random access memories 20, 21 is also provided within the secure housing.
  • the random access memories 20 and 21 are preferably nonvolatile memories of conventional nature, so that accounting data may be stored therein without loss even though external power to the system may be lost.
  • the random access memories may be of the type employing battery back-up, Earom or EEPROM.
  • the random access memory 20 is connected to the central processing unit 10 by way of a plurality of address lines 22 and a plurality of data lines 23.
  • the random access memory is coupled to the central processing unit 10 by way of another plurality of address lines 24, and another plurality of data lines 25. It is necessary that both the address lines and the data lines coupled to the random access memories be different.
  • address lines AO - A7 are of a conventional microprocessor system and may be coupled to the random access memory 20, while address lines CO - C7 are coupled to the random access memory 21.
  • conventional data lines BO - B3 may be coupled to the random access memory 20, with data lines D4 - D7 being coupled to the random access memory 21.
  • redundancy In an accounting system that requires both security and reliability, it is desirable to provide redundancy. A certain degree of redundancy may be obtained if the random access memories are connected to the central processing unit by separate data lines, although employing the same address lines. In such a system, the same data may be stored or retrieved from the two random access memories by way of their respective separate data lines, either simultaneously or at different times under control of the respective chip enable signals. While in many instances such an arrangement will enable the detection of errors, upon comparison of data in the two memories, there are in fact possibilities of error that cannot be detected.
  • the two random access memories may be simultaneously addressed, employing their separate address lines, for the storage or recovery of the same information, this may also result in errors that could not be detectable or correctable. For example, it is possible that a transient on the bus lines could interfere, in the same manner, with the simultaneously transmitted data. Accordingly, as illustrated in Figure 2, the two memories are addressed, with respect- to the same data, in a sequential manner. For example, all of the sequential bytes of a message may be first applied to, or received from, the first memory, i.e. memory 1. Following the transfer of this message, with respect to the first memory, the same message is then transmitted with respect to the second memory. It will, of course, be apparent that the term "byte" herein refers to data of a length equal to the number of data lines connected to each memory.
  • each memory may be updated or read simultaneously but with different data being transmitted to or from each memory at any instant, as illustrated in Figure 3.
  • Figures 2 and 3 hence illustrate two techniques for minimizing the occurrence of undetectable errors resulting from the occurrence, for example, of transient pulses. It is apparent that it would be unlikely for the same interference to occur with sequentially transmitted data.
  • the data may be stored in the two memories in a different form.
  • the data stored in one or both of the memories may be coded, in order further to minimize the occurrence of errors undetectable by comparison of the data stored in the two memories.
  • a coder/decoder 30 may be employed to code and decode the data stored in the random access memory 20, applied to and received from the data bus 23.
  • a coder/decoder 31 may optionally be provided for coding and decoding data in the random access memory 21. If such an additional coder/decoder is employed, it is preferable that it have a different coding than that of the coder/ decoder 30.
  • the programs of the microprocessor have appropriate subroutines to determine, if a comparison between the data shows an inconsistency, which memory bears the greater likelihood of correctness.
  • further routines may be provided in the event of an inability of the system to determine which of the data entries are error free, to provide an error indication that inhibits further operation of the system.
  • each memory unit may be made independently responsive to determined conditions.
  • the two memories may be independently responsive to each feedback of a printer setting, in order to update the separate memories, with an overriding subroutine being provided for cross-checking, i.e., comparing the data stored in the two memories.
  • the independent control may be, for example, in the form of a memory controller.
  • electronic postage meters are provided with a plurality of sensors, such as the sensors 50, 51 and 52 illustrated coupled to the central processing unit 10 in Figure 1. These sensors may be employed for checking a number of conditions within the meter, such as the position of a shutter bar blocking operation of the meter, the positions of various interposers controlling operation of the postage meter, and various other condition sensors such as temperature and humidity.
  • sensors such as the sensors 50, 51 and 52 illustrated coupled to the central processing unit 10 in Figure 1.
  • These sensors may be employed for checking a number of conditions within the meter, such as the position of a shutter bar blocking operation of the meter, the positions of various interposers controlling operation of the postage meter, and various other condition sensors such as temperature and humidity.
  • non- electronic postage meters of the type employing microprocessors for control such as disclosed in U.S. Patent 3,978,457, certain of these sensors are interrogated by a software routine upon the initial application of power to the meter.
  • the positions of the various shutter bars and interposers are also determined by software routines initiated by various externally originating conditions, such as, for example, manually controlled operations for initiating the printing of postage.
  • the error checking routines for checking such sensors, as well as for checking additional conditions such as the correctness of data stored in the memories are hence invoked only when specifically requested in response to external stimuli. Thus, even though a condition may have occurred, between operations of the postage meter, that would eventually cause it to cease operation (i.e. upon the next call for printing of postage), the meter may still deceptively appear externally to be operable.
  • a program for the microprocessor effects the checking of the registers of the random access memory, as well as the various sensors, which may be optical switches, and all other critical data indicators at regular times during the course of operation of the postage meter, rather than simply checking these parameters at startup of the meter and uncalled for by external stimuli.
  • the main routine of the postage meter to which it always returns following the completion of, for example, a postage printing operation, includes software subroutines that periodically check critical parameters, such as the proper positioning of mechanical elements in the meter and the correct comparison of data in memories, as well as the correctness of the data in accordance with control sum data. This technique enables the additional advantageous periodic checking of further sensors mounted, for example, to detect mechanical violation of the security of the housing.
  • the sensors 50, 51 and 52 may be connected to set a plurality of stages of a shift register 55. It will, of course, be understood that the number of such sensors may be greater than the three illustrated.
  • the shift register 55 is coupled to the address and read out by the central processing unit 10 at determined times in the main program. A coded bit pattern is provided in the read only memory 11, corresponding to the correct error-free conditions of the sensors. At the times during the program when the sensors are to be tested, the shift register, under control of the central processing unit, shifts out the existing bit pattern for comparison with the stored bit pattern in the read only memory 11.
  • the status of the various sensors in the meter may be continually determined, so that the meter may be disabled as soon as a condition exists that threatens the integrity of the meter.
  • the shift register may be, of course, shifted under the control of the microprocessor, by the conventional clock source of the system.
  • the shift register may be preprogrammed, in accordance with a determined unique pattern, so that the output of the shift register may be compared with a predetermined "good" condition.
  • the information available from an eight or sixteen bit pattern code, in accordance with this embodiment of the invention, may thus provide a very large degree of sophistication for the determination of any appropriate error checking for diagnostic purposes, using signature analysis techniques. This form of error checking may be imposed upon various system constraints for both diagnostic and possible error correction on an automatic basis.
  • the printing unit 12 and control unit 13 may include dedicated microprocessors for controlling the specific functions of these units, thereby enabling the use of a dedicated system for the accounting unit including the central processing unit 10, read only memory 11 and random access memories 20 and 21.
  • the printing unit 12 may further incorporate a random access memory 60, and/or the control unit 13 may include a nonvolatile random access memory 61.
  • the nonvolatile random access memories 20, 21 of the accounting system are intercoupled with separate microprocessors 60 and 61, each of the microprocessors having a separate read only memory 62, 63 respectively, for storing the operating programs for the respective microprocessor.
  • the read only memory as well as other components of the system, may be incorporated in the same integrated circuit as the microprocessor. Since the two microprocessors are separately controlled, and have separate address and data lines 64, 65 respectively, the two random access memories are thereby entirely independently controlled.
  • the two microprocessors separately communicate with the control unit 13 and printer 82 by way of separate selector switches 70 and 71 addressed by the respective microprocessors 60 and 61.
  • each of the microprocessors may receive signals from the printer and control unit, and each of them may also transmit messages.
  • data processed in the two microprocessors may be compared by means of a data latch 72 controllable by either of the microprocessors.
  • input data received for example, from the keyboard 73 or other peripheral device coupled to the control unit 13, is applied by way of the opto couplers 15 and 16 and the selecting switches 70 and 71 to the two microprocessor systems.
  • the data may be input to the two microprocessors in response to an interrupt signal.
  • the two microprocessors in response to the input information, perform the necessary accounting procedures independently of one another, with respect to the data stored in the respective random access memories.
  • the programs of the two microprocessors enable interchange of accounting data for comparison, for example, on a contention basis, by way of the data latch 72.
  • the programs of the two microprocessors may enable, for example, only one of the microprocessors to control the display 75 coupled to the control unit 13, and/or to control the printer 82.
  • redundant control may be employed, whereby the control of a printer function, or the control of a display, may require the common occurrence of the output function from the two microprocessors.
  • This may be effected, for example, in the manner disclosed in U.S. Patent Application Serial No. 089,413 filed October 30, 1979, and assigned to the assignee of the present application, by controlling a pair of series transistors separately by the two microprocessors, whereby the common output of the series transistors effects the desired control. It is, of course, apparent that other techniques may be employed for this purpose.
  • the printer unit is more completely shown as comprised of a microprocessor 80 coupled to the opto couplers 17 and 18, and controlling a print setter 81.
  • the print setter 81 sets the printwheels in a printer 82, the setting of the printwheels being fed back to the microprocessor 80 by way of a feedback path 83.
  • This feedback enables the printer unit to determine if an error has occurred in the setting of the printwheels, and thereby to disable the meter in the event of an erroneous setting.
  • the feedback setting may be applied from the microprocessor 80 to the opto couplers 17 a ' nd 18, thereby enabling the two microprocessors in the accounting system to be separately responsive to the feedback signals, for accounting for postage to be printed.
  • the function of disabling the meter in the illustrated embodiments, may be effected by inhibiting, under program control, operation of the mechanical elements of the meter.
  • the existence of an error requiring disabling of the meter may direct the routines of the microprocessor to perform an endless loop. Errors that do not require disabling of the meter may be displayed, under control of the microprocessor, by means of the display 73 coupled to the external control unit.
  • redundant nonvolatile memories are provided in the accounting unit of an electronic postage meter, the accounting unit having a microprocessor controlled to store accounting data redundantly in the two memories.
  • the two redundant memories are interconnected with the microprocessor, i.e. the microcomputer bus, by way of entirely separate groups of data and address lines.
  • various error conditions such as the shorting of a pair of address lines, will not result in the erroneous addressing of both of the memories. Accordingly, under such conditions, the shorting of a pair of address lines will not result in the storage of the same data in both of the memories, so that a comparison of stored data will result in the detection of the error condition.
  • corresponding data is applied redundantly to the redundant memories at different times. This may be effected by separately applying the data sequentially to the two memories. Alternatively, data may be simultaneously applied to or retrieved from the two memories, with the data transferred at any instant with respect to the two memories corresponding to different information. As a result, instantaneously occurring transients on the transmission lines will not be likely to affect the corresponding data stored in the two memories in the same fashion. This system thereby minimizes the possibility of nondetectable and/or noncorrectable errors resulting from transients.
  • the redundancy of the accounting system may be increased by also employing redundant microprocessors for controlling the two memories.
  • the program of the microprocessor may be directed to the periodic testing of various critical parameters within the microprocessor, as part of a main routine, the testing routine only being interrupted, if necessary, during a conventional postage printing operation such as the printing of postage and accounting therefor.
  • the routine of the postage meter enables the continuous testing of such parameters, so that the postage meter may be disabled as soon as a condition exists that threatens the integrity of the accounting data.
  • the error checking on a periodic basis may test not only the physical parameters, such as positions of various mechanical elements, but also may effect the comparison of the data stored in the two memories, as well as performing control sum checks to determine if the data stored in each memory is in accordance with determined relationships.
  • RAM random access memory

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Theoretical Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Devices For Checking Fares Or Tickets At Control Points (AREA)
EP86116058A 1982-01-29 1983-01-25 Mikroprozessorsysteme für elektronische Frankiereinrichtungen Expired - Lifetime EP0231452B2 (de)

Priority Applications (2)

Application Number Priority Date Filing Date Title
EP96110413A EP0736846B1 (de) 1982-01-29 1983-01-25 Mikroprozessorsystem für eine elektronische Frankieranordnung
EP92114140A EP0513880B1 (de) 1982-01-29 1983-01-25 Mikroprozessorsysteme für Frankiermaschinenanordnungen

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US34387782A 1982-01-29 1982-01-29
US343877 1982-01-29
EP83100639A EP0085385A3 (de) 1982-01-29 1983-01-25 Von einem Mikroprozessorsystem gesteuerte elektronische Frankiereinrichtung

Related Parent Applications (2)

Application Number Title Priority Date Filing Date
EP83100639.0 Division 1983-01-25
EP83100639A Division EP0085385A3 (de) 1982-01-29 1983-01-25 Von einem Mikroprozessorsystem gesteuerte elektronische Frankiereinrichtung

Related Child Applications (2)

Application Number Title Priority Date Filing Date
EP92114140A Division EP0513880B1 (de) 1982-01-29 1983-01-25 Mikroprozessorsysteme für Frankiermaschinenanordnungen
EP92114140.4 Division-Into 1992-08-19

Publications (4)

Publication Number Publication Date
EP0231452A2 true EP0231452A2 (de) 1987-08-12
EP0231452A3 EP0231452A3 (en) 1989-02-15
EP0231452B1 EP0231452B1 (de) 1994-04-13
EP0231452B2 EP0231452B2 (de) 2002-01-16

Family

ID=26087383

Family Applications (1)

Application Number Title Priority Date Filing Date
EP86116058A Expired - Lifetime EP0231452B2 (de) 1982-01-29 1983-01-25 Mikroprozessorsysteme für elektronische Frankiereinrichtungen

Country Status (1)

Country Link
EP (1) EP0231452B2 (de)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0716398A2 (de) 1994-12-07 1996-06-12 Francotyp-Postalia GmbH Frankiermaschineninterne Schnittstellenschaltung und Verfahren zur manipulationssicheren Druckdatensteuerung
DE19534527A1 (de) * 1995-09-08 1997-03-13 Francotyp Postalia Gmbh Verfahren zur Erhöhung der Manipulationssicherheit von kritischen Daten
DE19534529A1 (de) * 1995-09-08 1997-03-13 Francotyp Postalia Gmbh Verfahren und Anordnung zur Erhöhung der Manipulationssicherheit von kritischen Daten
US5771348A (en) * 1995-09-08 1998-06-23 Francotyp-Postalia Ag & Co. Method and arrangement for enhancing the security of critical data against manipulation

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3978457A (en) 1974-12-23 1976-08-31 Pitney-Bowes, Inc. Microcomputerized electronic postage meter system
US4301507A (en) 1979-10-30 1981-11-17 Pitney Bowes Inc. Electronic postage meter having plural computing systems
US8941379B2 (en) 2009-05-14 2015-01-27 University Of Delaware Electromagnetic wave detection systems and methods

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3544777A (en) * 1967-11-06 1970-12-01 Trw Inc Two memory self-correcting system
US4253015A (en) * 1979-03-28 1981-02-24 Pitney Bowes Inc. Electronic postage meter having an accounting system independent of power failure
CA1160744A (en) * 1979-05-09 1984-01-17 Jesse T. Quatse Electronic postage meter having improved security and fault tolerance features
DE2939935A1 (de) * 1979-09-28 1981-04-09 Licentia Patent-Verwaltungs-Gmbh, 6000 Frankfurt Sichere datenverarbeitungseinrichtung
DE3024370C2 (de) * 1980-06-27 1987-01-02 Siemens AG, 1000 Berlin und 8000 München Redundantes Steuersystem
GB2079223B (en) * 1980-07-09 1984-03-14 Roneo Alcatel Ltd Postal franking meter

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3978457A (en) 1974-12-23 1976-08-31 Pitney-Bowes, Inc. Microcomputerized electronic postage meter system
US4301507A (en) 1979-10-30 1981-11-17 Pitney Bowes Inc. Electronic postage meter having plural computing systems
US8941379B2 (en) 2009-05-14 2015-01-27 University Of Delaware Electromagnetic wave detection systems and methods

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0716398A2 (de) 1994-12-07 1996-06-12 Francotyp-Postalia GmbH Frankiermaschineninterne Schnittstellenschaltung und Verfahren zur manipulationssicheren Druckdatensteuerung
US5710721A (en) * 1994-12-07 1998-01-20 Francotyp-Postalia Ag & Co. Internal postage meter machine interface circuit
EP0716398A3 (de) * 1994-12-07 1998-07-08 Francotyp-Postalia Aktiengesellschaft & Co. Frankiermaschineninterne Schnittstellenschaltung und Verfahren zur manipulationssicheren Druckdatensteuerung
EP1154382A2 (de) 1994-12-07 2001-11-14 Francotyp-Postalia AG & Co. KG Verfahren zur manipulationssicheren Druckdatensteuerung und frankiermaschineninterne Schnittstellenschaltung
EP1154382A3 (de) * 1994-12-07 2002-02-06 Francotyp-Postalia AG & Co. KG Verfahren zur manipulationssicheren Druckdatensteuerung und frankiermaschineninterne Schnittstellenschaltung
DE19534527A1 (de) * 1995-09-08 1997-03-13 Francotyp Postalia Gmbh Verfahren zur Erhöhung der Manipulationssicherheit von kritischen Daten
DE19534529A1 (de) * 1995-09-08 1997-03-13 Francotyp Postalia Gmbh Verfahren und Anordnung zur Erhöhung der Manipulationssicherheit von kritischen Daten
US5771348A (en) * 1995-09-08 1998-06-23 Francotyp-Postalia Ag & Co. Method and arrangement for enhancing the security of critical data against manipulation
DE19534527C2 (de) * 1995-09-08 1999-04-29 Francotyp Postalia Gmbh Verfahren zur Erhöhung der Manipulationssicherheit von kritischen Daten
DE19534529C2 (de) * 1995-09-08 2000-05-04 Francotyp Postalia Gmbh Verfahren zur Erhöhung der Manipulationssicherheit von kritischen Daten

Also Published As

Publication number Publication date
EP0231452B2 (de) 2002-01-16
EP0231452A3 (en) 1989-02-15
EP0231452B1 (de) 1994-04-13

Similar Documents

Publication Publication Date Title
US4566106A (en) Electronic postage meter having redundant memory
EP0736846B1 (de) Mikroprozessorsystem für eine elektronische Frankieranordnung
US4301507A (en) Electronic postage meter having plural computing systems
US4916623A (en) Electronic postage meter having redundant memory
EP0319188B1 (de) Methode und Vorrichtung für fehlertolerante Datenintegritätsprüfung
JP2988901B2 (ja) 並直列ポートを有するｉｃ上のエラー検出装置及びエラー検出方法
CA1257004A (en) Parity integrity check logic
GB2063163A (en) Electronic postage meter having field resettable control values
US4422148A (en) Electronic postage meter having plural computing systems
GB2072903A (en) Memory write error detction circuit
US4525785A (en) Electronic postage meter having plural computing system
US4596014A (en) I/O rack addressing error detection for process control
US5109507A (en) Electronic postage meter having redundant memory
US4393454A (en) Electronic parcel register
US4549281A (en) Electronic postage meter having keyboard entered combination for recharging
EP0231452A2 (de) Mikroprozessorsysteme für elektronische Frankiereinrichtungen
US4498187A (en) Electronic postage meter having plural computing systems
GB2100554A (en) Digital communications system
US4165533A (en) Identification of a faulty address decoder in a function unit of a computer having a plurality of function units with redundant address decoders
JPS6324440A (ja) 多重プロセッサ・システム用システム管理装置
EP0356052B1 (de) Frankiermaschine
GB2063160A (en) Electronic postage meter
EP0393173B1 (de) Prüfungslogik für datenbus
CS245872B1 (en) Connection for detection,locating and automatic correction of a single error and also for detection of all double errors in a word
CS250430B1 (cs) Zapojení obvodů pro zvýšení spolehlivosti palubních výpočetních systémů

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AC Divisional application: reference to earlier application

Ref document number: 85385

Country of ref document: EP

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): BE CH DE FR GB LI NL

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): BE CH DE FR GB LI NL

17P Request for examination filed

Effective date: 19890330

17Q First examination report despatched

Effective date: 19911205

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AC Divisional application: reference to earlier application

Ref document number: 85385

Country of ref document: EP

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): BE CH DE FR GB LI NL

REF Corresponds to:

Ref document number: 3382744

Country of ref document: DE

Date of ref document: 19940519

ET Fr: translation filed
PLBI Opposition filed

Free format text: ORIGINAL CODE: 0009260

26 Opposition filed

Opponent name: FRANCOTYP-POSTALIA GMBH

Effective date: 19941230

NLR1 Nl: opposition has been filed with the epo

Opponent name: FRANCOTYP-POSTALIA GMBH

PLAB Opposition data, opponent's data or that of the opponent's representative modified

Free format text: ORIGINAL CODE: 0009299OPPO

R26 Opposition filed (corrected)

Opponent name: FRANCOTYP-POSTALIA AKTIENGESELLSCHAFT & CO.

Effective date: 19941230

NLR1 Nl: opposition has been filed with the epo

Opponent name: FRANCOTYP-POSTALIA AKTIENGESELLSCHAFT & CO.

PLAW Interlocutory decision in opposition

Free format text: ORIGINAL CODE: EPIDOS IDOP

APAC Appeal dossier modified

Free format text: ORIGINAL CODE: EPIDOS NOAPO

APAE Appeal reference modified

Free format text: ORIGINAL CODE: EPIDOS REFNO

APAE Appeal reference modified

Free format text: ORIGINAL CODE: EPIDOS REFNO

APAC Appeal dossier modified

Free format text: ORIGINAL CODE: EPIDOS NOAPO

PLAW Interlocutory decision in opposition

Free format text: ORIGINAL CODE: EPIDOS IDOP

PUAH Patent maintained in amended form

Free format text: ORIGINAL CODE: 0009272

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: PATENT MAINTAINED AS AMENDED

REG Reference to a national code

Ref country code: GB

Ref legal event code: IF02

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20020103

Year of fee payment: 20

Ref country code: DE

Payment date: 20020103

Year of fee payment: 20

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20020104

Year of fee payment: 20

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: NL

Payment date: 20020107

Year of fee payment: 20

Ref country code: CH

Payment date: 20020107

Year of fee payment: 20

27A Patent maintained in amended form

Effective date: 20020116

AK Designated contracting states

Kind code of ref document: B2

Designated state(s): BE CH DE FR GB LI NL

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: BE

Payment date: 20020124

Year of fee payment: 20

REG Reference to a national code

Ref country code: CH

Ref legal event code: AEN

Free format text: AUFRECHTERHALTUNG DES PATENTES IN GEAENDERTER FORM

NLR2 Nl: decision of opposition
ET3 Fr: translation filed ** decision concerning opposition
NLR3 Nl: receipt of modified translations in the netherlands language after an opposition procedure
PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LI

Free format text: LAPSE BECAUSE OF EXPIRATION OF PROTECTION

Effective date: 20030124

Ref country code: GB

Free format text: LAPSE BECAUSE OF EXPIRATION OF PROTECTION

Effective date: 20030124

Ref country code: CH

Free format text: LAPSE BECAUSE OF EXPIRATION OF PROTECTION

Effective date: 20030124

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF EXPIRATION OF PROTECTION

Effective date: 20030125

BE20 Be: patent expired

Owner name: *PITNEY BOWES INC.

Effective date: 20030125

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

REG Reference to a national code

Ref country code: GB

Ref legal event code: PE20

Effective date: 20030124

NLV7 Nl: ceased due to reaching the maximum lifetime of a patent

Effective date: 20030125

APAH Appeal reference modified

Free format text: ORIGINAL CODE: EPIDOSCREFNO

PLAB Opposition data, opponent's data or that of the opponent's representative modified

Free format text: ORIGINAL CODE: 0009299OPPO