EP0159851B1 - Processeur vidéo avancé avec commande de décalage par hardware - Google Patents

Processeur vidéo avancé avec commande de décalage par hardware Download PDF

Info

Publication number
EP0159851B1
EP0159851B1 EP85302465A EP85302465A EP0159851B1 EP 0159851 B1 EP0159851 B1 EP 0159851B1 EP 85302465 A EP85302465 A EP 85302465A EP 85302465 A EP85302465 A EP 85302465A EP 0159851 B1 EP0159851 B1 EP 0159851B1
Authority
EP
European Patent Office
Prior art keywords
register
data
sprite
video
processor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
EP85302465A
Other languages
German (de)
English (en)
Other versions
EP0159851A3 (en
EP0159851A2 (fr
Inventor
Jerald G. Leach
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments Inc
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Inc filed Critical Texas Instruments Inc
Publication of EP0159851A2 publication Critical patent/EP0159851A2/fr
Publication of EP0159851A3 publication Critical patent/EP0159851A3/en
Application granted granted Critical
Publication of EP0159851B1 publication Critical patent/EP0159851B1/fr
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/34—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators for rolling or scrolling
    • G09G5/346—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators for rolling or scrolling for systems having a bit-mapped display memory

Definitions

  • This invention relates generally to video signal devices and, more particular, to a video display processor which can superimpose one or more mobile patterns at selected location on a larger, defined pattern image to obtain a display.
  • the display may be scrolled in both the horizontal and vertical directions one pixel at a time.
  • a video system comprising: a host processor for generating data representative of features to be displayed, a memory for storing said data, a video display processor for controlling data transfer between said host processor and said memory and for generating a displayable signal from said data, and a display for displaying said signal, said host processor having a control bus and a data bus connected to said display processor, and said memory having a data bus and an address bus connected to said display processor, characterized in that said display processor includes an address register for generating address outputs on said address bus in response to signals on said control bus to permit said storage of said data representative of features to be displayed, a plurality of registers loadable by said processor via said data bus of said host processor and arranged to define characteristics of said features, and means for accessing said stored data in dependence upon the content of said plurality of registers, whereby said features as displayed have said defined characteristics.
  • Graphics patterns on a video monitor or TV set used as a video monitor may be scrolled pixel by pixel with a hardware scrolling feature of the advanced video processor.
  • a vertical scroll register and a horizontal scroll register allow up to 256 moves in the horizontal direction, and 256 pixels in the vertical direction.
  • the horizontal scroll register is part of the advanced video processor and is loaded by host CPU that controls the operation of the advanced video processor with 8 bits of information for the horizontal positioning of a pixel and another 8 bit register for the vertical position.
  • the display may be rolled in either direction or up and down pixel by pixel.
  • a display is defined as, depending on the mode of operation, a plurality of pixels arranged in between 248 and 256 lines and 192 to 256 rows.
  • Displays may be scrolled one pixel at a time in both the vertical and horizontal directions by changing the contents of either or both a horizontal scroll register and a vertical scroll register that are contained within the advanced video processor.
  • the contents of the horizontal scroll register or the vertical scroll register are changed, the data that is being displayed and obtained from a memory location within a video display RAM is changed according to the modification to the address of the video display RAM by the horizontal scrolling registers and the vertical scrolling registers.
  • FIG. 1 a block diagram of a video display system 100 incorporating an advanced video processor 1 according to the invention.
  • a host microcomputer 30 CPU
  • AVDP Advanced Video Processor
  • the AVDP 1 is used to interface microprocessor 30 to a color video monitor 33.
  • the AVDP 1 uses a dynamic RAM 31 to store the information displayed on the video screen.
  • the microprocessor 30 loads the AVDP's 1 configuration registers through the 8 bit CPU to AVDP data bus 51.
  • the microprocessor 30 then loads the video RAM 31 with the information that is to be displayed on a video screen 32.
  • the AVDP 1 refreshes the video screen 32 independently of CPU accesses.
  • the video RAM 31 is accessed by the AVDP 1 through an 8 bit address bus and 8 bit data bus.
  • the AVDP 1 also supplies the necessary RAS (Row Address Strobe) and CAS (Column Address Strobe) to interface the dynamic video RAM 31 to AVDP 1.
  • RAS Row Address Strobe
  • CAS Column Address Strobe
  • connected to the advanced video processor 1 is a random access memory, video RAM 31, which is connected to the advanced video processor 1 via bydirectional data bus 53, memory address bus 55 and a control line 45.
  • the graphics are displayed on either one or two possible systems, a Red, Green, and Blue (RGB) monitor 33 which is connected to the advanced video processor 1 via an RGB bus 39 or a composite video monitor or TV set 35 which is connected to the advanced video processor 1 via a color difference bus 41 and a video encoder or RF monitor 37. Additionally, sound is provided to the composite video monitor or TV set 35 via a sound bus 43.
  • the advanced video processor 1 includes 7 basic function blocks. These include the CPU control logic 65 which handles the interface between the host microcomputer 30 and the advanced video processor 1 and is the termination portion of the control lines 49, the input and output of data to data bus 51 and the providing of interrupts to the host microcomputer 30 via interrupt line 47. CPU control logic 65 enables the host microcomputer 30 to conduct five basic operations.
  • CSW is the CPU 30 to AVDP 1 write select line.
  • CSR is the CPU to AVDP read select line.
  • CSR is active low the AVDP outputs eight bits of data onto the CDO-CD7 lines for the CPU to read.
  • CSW and CSR are both active low the sound generator 69 is addressed.
  • Mode determines the source or destination of a read or write transfer. Mode is generally connected to a CPU low order address line.
  • Figure 9 provides an illustration of the data transfer between the host CPU 30 to the AVDP 1.
  • a video RAM control logic 67 controls the interface between the advanced video processor 1 and the video RAM 31 and handles the transfer of data from the data bus 53 that is provided to the video RAM 31 at the memory address location that is provided on the memory address bus 55 in response to the control signals that are provided on the control lines 4.
  • the data bus 53 is an 8 bit bidirectional bus and the memory address bus 55 is an 8 bit multiplex address bus.
  • the advance video processor illustrated in Figure 1 can directly address 16K bytes, two (TMS4416s or equivalent, 32 bytes, 4 TMS4416s or equivalent, or 65K bytes 8 (TMS41664S) (all TMS parts are manufactured by Texas Instruments or equivalent) while currently providing dynamic refresh to the video RAM 31.
  • the internal registers 63 in the embodiment shown in Figures 1 and 2 contain two read only registers, a status register and a sprite collision register in Figure 16 and forty nine write only registers illustrated in Figures 11.
  • the write only registers provide the following functions. Three of the write ony registers define the mode of operation of the advanced video display processor 1 and specify options such as the mode of operation and type of video signal output necessary to drive the RGB monitor 33 or the composite video mointor or TV set 35. Six of the write only registers that are contained within the internal register block 63 are designated advanced video display procesor 1 to display memory address mapping registers and specify locations in the video RAM 31.
  • One write only register is a color code register and defines colors when the video display processor 10 is operating in the text mode.
  • Two separate registers are scrolling registers; one is horizontal scrolling the other is for vertical scrolling.
  • One programmable interrupt register enables the advance video processor 1 to be reconfigured during a horizontal retrace interval that occurs in all television monitor signals.
  • Four block move address and decament counter registers allow a defined block of video memory to be moved to another video memory location.
  • Thirty two palette pilot registers define up to 16 displayable colors (from a 52 color palette) per horizontal scan lines.
  • a status register contains flags for interrupts, coincidence and eleventh sprite occurance on any one horizontal line.
  • the AVDP has a single 8-bit status register 28 which can be read by the CPU 1. The format of the status register 28 is shown in Figure 12.
  • the status register contains the interrupt pending flag (F), the sprite coincidence flag (C), the eleventh sprite flag (11S), and the eleventh sprite number if one exists.
  • the status register 28 may be read at any time to test the F,C and 11S status bits. Reading the status will clear the interrupt flag F. However, asynchronous reads of the status will cause the frame flag (F) bit to be reset and therefore possibly missed. Therefore the status register should only be read when the AVDP 1 interrupt is pending. It requires only one data transfer to read the status register 28.
  • the F status flag in the status register is set to 1 whenever there is an interrupt pending. This bit will be set one of three ways; when a block move has completed, when a programmable interrupt is selected, or when an end of frame has occurred (Vertical Retrace Period).
  • the interrupt pending flag is reset to 0 when the status register is read or by the external reset.
  • the C status flag in the status register is set to a 1 if two or more sprites coincide. Coincidence occurs if any two sprites on the screen have one overlapping pixel. Transparent colored sprites, as well as those that are partially or completely off the screen, are also considered.
  • the C flag is cleared to a 0 after the status register is read or the AVDP is externally reset.
  • the status register 28 should be read immediately upon powerup to ensure that the coincidence flag is reset.
  • the AVDP 1 checks each pixel position for coincidence during the generation of the pixel regardless of where it is located on the screen. This occurs every 1/60th of a second. Therefore when moving more than one pixel position during these intervals it is possible for the sprites to have multiple pixels overlapping or even to have passed completely over one another when the AVDP 1 checks for coincidence.
  • the 11S status flag in the status register is set to a 1 whenever there are 11 or more sprites on a horizontal line (lines 0 to 209 depending on the mode chosen) and the frame flag (F) is equal to 0.
  • the 11S status flag is cleared to a 0 after the status register is read or the AVDP is externally reset.
  • the number of the 11th sprite is placed into the lower 5 bits of the status register when the 11S flag is set and is valid whenever the 11S flag is 1.
  • the setting of the 11th sprite flag will not cause an interrupt.
  • a sprite collision detection register detection register defines which group or groups of sprites have collided.
  • a sprite collision register 83 is an 8 bit register that can be used to determine which groups of sprites collided.
  • the sprite color byte is composed of 4 color bits, an early clock bit and 3 remaining bits; these 3 remaining bits are used to divide the sprites into eight groups.
  • Each bit in the sprite collision register 83 corresponds to one group. Therefore, whenever 2 sprites collide one or more of these bits are set. This register is cleared by a CPU read to this register.
  • Figure 6 shows the layout of these groups in the sprite collision register 83. It requires 3 data transfers to read this register.
  • a sprite processor 10 incorporates full sprite control on the advanced video display processor 1 which in the embodiment shown on a single chip.
  • the sprite processor 10 includes the features which with as many as 10 sprites may occur (in the embodiment shown in Figure 1) on a single horizontal scan line. Previous video display processors were limited to only four sprites per line.
  • the sprites may be multi-color or single color with each horizontal half scan line of the sprite having the option of being a different color from the sprite.
  • unique sprite coincident detection is provided in the embodiment of the disclosure. A coincidence occurs if any two sprites on the display have at least one overlapping pixel. Sprite mapping necessary to provide this feature is contained in the video RAM 31.
  • Graphics and text processing is provided by a graphics and text processor 60 in which the host microprocessor 30 configures the advanced video display processor 1 to operate in one of the following display modes in the embodiment shown in Figure 1: A first graphic display mode in which resolution with two colors for each of an 8x8 pixel block in a 256 x 192 pixels display; Graphics 2 mode which provides two colors for each 8 x 1 pixel block in a 256 x 192 pixel display; Graphics 3 provides two colors for each 4 x 2 pixel blocks for a 256 x 192 pixel display; Graphics 4 provides high resolution with two colors for each 8 x 1 pixel block in a 512 x 192 total pixel resolution; A graphics 5 provides a full bit map of 256 x 210 pixel resolutions; A first text mode provides 40 columns by 24 rows of text; and A second text mode provides 80 columns x 24 rows of text. All text and graphics modes with the exception of the full bit map mode designated as graphics 5 are table driven.
  • a sound generator 1 provides in the embodiment shown in Figure 1 on chip sound generation that is compatible with the devices such as an SN764889 device manufactured by Texas Instruments Incorporated.
  • the circuit provides 3 programmable tone generators; one programmable noise generator; a 120 to 100,000 HTZ frequency response and 15 programmable attenuation steps from 2dB to 28dB in steps of 2dB.
  • FIG. 2 is a block diagram of the advance video processor 1 of Figure 1.
  • the internal registers 63 two read-only registers and forty nine write-only registers. Included in these are color palette registers 2 which are 16 registers of 9 bits each for 16 colors.
  • the color palette registers 2 are addressed by a sprite control logic 59; a first color buffer 61; a second color buffer 62 and a third color buffer 64 which are a part of the graphics and text processor 60; a border color register 29; and a text color register 30 which provide program colors.
  • a color palette read logic 65 addresses the color palette registers 2 to place the contents contained within the color palette registers on a D-to-A logic 67 which as was discussed in conjunction with the color palette and video output logic 57 of Figure 1, provides the Red, Green and Blue colors to either the RGB monitor 33 or the different signal to the video encoded RF modulator 37.
  • the output of the D-to-A logic 67 is placed on either the RGB bus 39 or the different color bus 41.
  • a color palette write logic 3 controls the loading of the color codes into the color palette register 2 which includes registers R32 through R63 of Figure 11.
  • the format for the palette is shown in Figures 13 and 14.
  • the palette consists of sixteen 9 bit registers which allows the user to display 16 of 512 colors on the screen at one time. On an external reset the color palette is initiallized with the default values shown in Figure 15 for the color difference outputs.
  • a horizontal counter, Programmable Logic Array (PLA) 5 counts positions on the horizontal scan lines and decodes instructions based upon the beam position of the scan and provides timing to the D-to A control logic control logic 67 which is used to identify the sprite position and color.
  • the vertical counter PLA 6 counts rows positions on the scan lines, decodes instructions and provides timing to the sprite register 11 as does horizontal counter PLA as to position color data. Not shown in Figure 2 is the fact that the horizontal counter PLA 5, and vertical counter PLA 6 are connected to the following logic functions.
  • a color priority logic 7 decides priority of color logics between border color logic 29 text color logic 30, color buffers logic 61, and 64 and sprite control logic 59. The priority is based first on border, then on sprite when in active area, or other sprites and there are three or more dependent colors and 7 modes of operations by which the color priority logic provides the appropriate color for the advanced video display processor 1.
  • a interrupt logic 8 provides interrupt to the hose CPU 30 that is based upon a timing signal interrupt to load one of the registers.
  • the sprite control logic 59 controls the sprites fetch and checks vertical position from the vertical counter PLA 6 and causes the sprite horizontal position pattern and color data to be fetched.
  • a sprite control logic 59 processes and checks all of the sprites which in the embodiment of Figure 1 includes 32 sprites to see if their positions are valid. If a sprite is to be loaded on the next scan line, the sprite control logic 59 loads the sprite number or vertical position into a sprite stack 11. The sprite stack 11 places the address of the sprite on the RAM address bus 69 for retrieval from the video RAM 31.
  • a CPU register 12 interfaces the host microcomputer 30 with the video RAM 31 via the data bus 51 and 51A which is contained within the video processor 1.
  • a name register 13 contains the name of the background pattern (an 8 bit number) which is used to fetch the pattern and color bytes for the next character to be displayed.
  • the scroll logic includes a vertical state register 22, vertical scroll register 23, character counter 24, horizontal scroll register 25, and horizontal state register 26.
  • the screen is broken up into characters.
  • the character counter 24 counts the characters as the TV scan horizontally and vertically.
  • the horizontal state register 26 determines which pixel of the character is being displayed.
  • the vertical state counter 22 determines which row of the character is being displayed.
  • Graphics mode 5 is bit mapped and is not broken up into characters.
  • the horizontal state 26, vertical state 22, and character counter 24 will count pixel by pixel as the TV scans horizontally and vertically in this mode. These counters are used to address the video RAM 31.
  • the horizontal scroll register 25 contains an 8 bit number which determines the horizontal scroll location of the screen. At the beginning of each horizontal line the contents of the horizontal scroll register 25 is loaded into the horizontal state register 26 and character counter 24. By changing the starting position of the counters the screen can be scrolled up to 256 different horizontal positions.
  • the vertical scroll register 23 contains an 8 bit number which determines the vertical scrolling of the screen. At the beginning of each screen scan, the vertical scroll register 23 is loaded into the vertical state register 22 and the character counter 24. By changing the starting position of the counters the screen can be scrolled up to 256 different vertical positions.
  • the base registers 15, 16, 17, 18 defines the locations in video memory 31 where the sections of video information will be stored.
  • the name base register defines the location of the name table in memory.
  • the color base register 16 defines the location of the video color information.
  • the pattern base register 17 defines the location of the pattern bits used to map each character.
  • the sprite location register 18 defines the location of the sprite patterns, sprite colors, sprite horizontal position, and sprite vertical position.
  • the command registers 19, 20, 21 control the mode of operation of the advanced video processor 1. The operation of each bit is explained in the Table 1 sections 3.2.1, 3.2.2, and 3.2.11.
  • a status register 28 provides status via data bus 51A to the host microcomputer 30 that reflects the following interrupt information; a programmable interrupt via occured; more than 10 sprites are being used; two sprites collide; and five bits addition status bits for the 11th sprit on a line.
  • the CPU control logic 65 provides interrupts to the host microcomputer 30 and receives the write commands, the read commands, and mode commands indicating operation; if writing or reading to the video internal registers 63 or video RAMs 31.
  • the blank name registers 27 (2) 16 bit registers are used to move data from one section of memory to another section of memory. One register contains the number of bytes to be moved; the other register contains the read memory location. The write memory destination is located in the address register 14.
  • the color buffers 60 contain 3 bytes of pattern plane color information.
  • Buffer 64 contains the colors which are ready to be loaded onto the color Bus 86. This buffer contains 1 byte of information or (2) 4 bit colors.
  • the LSB nibble is the first color pixel to be displayed and the MSB nibble is the second color pixel to be displayed.
  • Buffers 61 and 62 are temporary storage buffers which will be loaded into buffer 64.
  • the pattern buffer 84 contains the 1's and 0's which will determine which color in buffer 64 will be displayed.
  • the pattern buffer 84 is loaded into the pattern shift register 86 and shifted out serially.
  • the output of the shift register 86 loads the colors from buffer 64 onto the color bus 86 depending on the color priority logic.
  • the sprite registers 100 contain the sprite horizontal pointer 82, the sprite pattern register 81, the sprite color register 80, and the sprite coincidence selection logic 70. This is repeated 10 times for 10 sprites per horizontal line.
  • the sprite horizontal counter 82 is loaded with the horizontal sprite position and decrements to the value of zero. Then the sprite pattern register 81 begins shifting bits out serially. 1's load this sprite color onto the color bus 86 and 0's are not used.
  • the sprite color register 80 contains 4 bits for the sprite color, 1 bit for early clock, and 3 bits to indicate the sprite group.
  • the sprite coincidence detection logic 70 determines if two or more sprites are shifting 1's out of the sprite pattern register 80 at the same time. If this happens 2 or more sprites have collided on the screen.
  • the sprite groups are decoded from the three bits stored in the 10 sprite color registers 80, and the bits corresponding to the sprite groups are set in the sprite coincidence register 83. If the sprites are in the border area and will not be displayed, the bits will not be set.
  • the three bits in the sprite color register 80 can be decoded into 8 groups, each group corresponds to a bit in the sprite coincidence register 83.
  • the coincidence detector of Figures 1 and 2 is useful in the application of the invention to video games; for example a space game in which a space ship 110 which is defined as sprite 1 belonging to group 1, and a plurality of rocket ships which are defined as sprites 2, 3 and 4, all assigned to group 2, a flying saucer 11 which is sprite 8 of group 4 and a plurality of meteors 115, 116 and 117 all are sprites belonging to group 3 are used to implement the game. If one of the rocket ships 112 a, b or c which are in group 2 collide with one another, a coincidence will be detected and bit 2 of the sprite coincidence register 53 will be set .
  • the spaceship 110 collides with one of the missiles 112, a coincidence will be detected, and bits 1 and 2 of the sprite coincidence register 83 will be set.
  • the host CPU 30 can check to see if the spaceship 10 has collided with another object by reading the sprite coincidence register 83 and checking bit 1.
  • FIG. 5 demonstrates multicolor sprites.
  • Sprites can have a different color on each horizontal line.
  • Sprite (1) which contains the hat, eyes, nose, and mouth is only one sprite, even though there are four different colors.
  • Sprite (2) is the face of the sprite and has to be drawn as a separate sprite since it is on the same horizontal lines as the eyes, nose, and mouth.
  • sprite 1 and sprite 2 are combined together the sprite 129 is created.
  • Figure 7 combines the necessary processing on a single chip that allows both grahics and alphanumeric data (video-text) to be generated.
  • two way communication is provided in a video text example over standard lines 237 using a modem 235, a data access arrangement 234, and a UART 233.
  • the host CPU 30 has additional interface to a ROM memory 231 and a RAM memory 232, as well as operator interface by a keyboard 236.
  • the Advance Video Data Processor is connected to four RAM's that represent the video RAM 31, and includes an A RAM, B RAM, C RAM, and D RAM as illustrated in Figure 7.
  • the use of the four RAMs which in the preferred embodiment are TMS44116s manufactured by Texas Instruments, provides the memory necessary for the video data storage.
  • the video data is sequenced out by the advance video display processor 1 and then encoded by the video encoder 37 to dot data for each horizontal scan line.
  • the information can then be viewed on the TV set 35.
  • the video display processor 1 provides all the video information and synchronization required to refresh and display the images on the TV set 35.
  • Figure 17 is a schematic diagram of the implementation of the Advance Video Processor 1 with field effect transistors technology.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Controls And Circuits For Display Device (AREA)
  • Digital Computer Display Output (AREA)

Claims (7)

  1. Système vidéographique comprenant :
       un processeur hôte (30) pour produire des données représentant des caractéristiques à afficher,
       une mémoire (31) pour stocker lesdites données,
       un processeur d'affichage vidéographique (1) pour commander le transfert de données entre ledit processeur hôte et ladite mémoire et pour produire un signal affichable à partir desdites données, et un dispositif d'affichage (33, 35) pour afficher ledit signal,
       ledit processeur hôte ayant un bus de commande (49) et un bus de données (51) reliés audit processeur d'affichage, et
       ladite mémoire ayant un bus de données (53) et un bus d'adresse (55) reliés audit processeur d'affichage,
       caractérisé en ce que ledit processeur d'affichage comprend
       un registre d'adresse (14) pour produire des sorties d'adresse sur ledit bus d'adresse en réponse à des signaux sur ledit bus de commande afin de permettre le stockage desdites données représentant les caractéristiques à afficher,
       une pluralité de registres (15, 16, 17, 18, 23, 25) pouvant être chargés par ledit processeur par l'intermédiaire dudit bus de données dudit processeur hôte et agencés afin de définir les propriétés desdites caractéristiques, et
       des moyens (10, 57, 60) pour accéder auxdites données stockées en fonction du contenu de ladite pluralité de registres,
       de même que lesdites caractéristiques telles qu'elles sont affichées ont lesdites propriétés définies.
  2. Système vidéographique selon la revendication 1, caractérisé en ce que lesdites caractéristiques sont des caractéristiques graphiques.
  3. Système vidéographique selon la revendication 1 ou 2, caractérisé en ce qu'une propriété définie est une caractéristique de couleur.
  4. Système vidéographique selon la revendication 1, 2 ou 3, caractérisé en ce qu'une propriété définie est une caractéristique de position.
  5. Système vidéographique selon une quelconque des revendications précédentes, caractérisé en ce qu'une caractéristique graphique est constituée d'une pluralité de pixels et qu'au moins un parmi ladite pluralité de registres est agencé de sorte que, quand il est chargé avec des données dans un ordre prédéfini, ladite caractéristique défile pixel par pixel.
  6. Système vidéographique selon la revendication 1, caractérisé en ce que lesdites caractéristiques sont des caractéristiques de son.
  7. Système vidéographique selon une quelconque des revendications précédentes, caractérisé en ce que ledit registre d'adresse (14) peut être chargé avec une adresse représentant une adresse de destination pour un déplacement de bloc et en ce que le système comprend en outre des moyens (27) pour effectuer ledit déplacement de bloc en fonction de ladite adresse.
EP85302465A 1984-04-16 1985-04-09 Processeur vidéo avancé avec commande de décalage par hardware Expired - Lifetime EP0159851B1 (fr)

Applications Claiming Priority (6)

Application Number Priority Date Filing Date Title
US60092184A 1984-04-16 1984-04-16
US60067284A 1984-04-16 1984-04-16
US60073784A 1984-04-16 1984-04-16
US600737 1984-04-16
US600921 1984-04-16
US600672 1984-04-16

Publications (3)

Publication Number Publication Date
EP0159851A2 EP0159851A2 (fr) 1985-10-30
EP0159851A3 EP0159851A3 (en) 1990-03-07
EP0159851B1 true EP0159851B1 (fr) 1993-01-13

Family

ID=27416808

Family Applications (1)

Application Number Title Priority Date Filing Date
EP85302465A Expired - Lifetime EP0159851B1 (fr) 1984-04-16 1985-04-09 Processeur vidéo avancé avec commande de décalage par hardware

Country Status (3)

Country Link
EP (1) EP0159851B1 (fr)
JP (1) JP2887236B2 (fr)
DE (1) DE3586969T2 (fr)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05108043A (ja) * 1991-10-16 1993-04-30 Pioneer Video Corp グラフイツクスデコーダ
US6078306A (en) * 1997-10-21 2000-06-20 Phoenix Technologies Ltd. Basic input-output system (BIOS) read-only memory (ROM) with capability for vertical scrolling of bitmapped graphic text by columns
JP4530679B2 (ja) * 2004-02-12 2010-08-25 株式会社三共 遊技機

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4296476A (en) * 1979-01-08 1981-10-20 Atari, Inc. Data processing system with programmable graphics generator
DE2952180A1 (de) * 1979-12-22 1981-07-02 Dornier System Gmbh, 7990 Friedrichshafen Vorrichtung zur ueberlagerung und punktgenauen positionierung bzw. punktweisen verschiebung von synthetisch erzeugten bildern
GB2070399B (en) * 1980-02-27 1983-10-05 Xtrak Corp Real time toroidal pan

Also Published As

Publication number Publication date
EP0159851A3 (en) 1990-03-07
EP0159851A2 (fr) 1985-10-30
DE3586969D1 (de) 1993-02-25
DE3586969T2 (de) 1993-05-06
JP2887236B2 (ja) 1999-04-26
JPS6122394A (ja) 1986-01-30

Similar Documents

Publication Publication Date Title
US5089811A (en) Advanced video processor having a color palette
EP0071725B1 (fr) Méthode de décalage de textes et de données graphiques dans des fenêtres sélectionnées sur un affichage graphique
US5748174A (en) Video display system including graphic layers with sizable, positionable windows and programmable priority
US4324401A (en) Method and system for generating moving objects on a video display screen
US4823120A (en) Enhanced video graphics controller
EP0071744B1 (fr) Méthode de fonctionnement d'un système de calcul pour écrire des caractères alphanumériques sur un affichage graphique
US4868552A (en) Apparatus and method for monochrome/multicolor display of superimposed images
US4628467A (en) Video display control system
US6646651B1 (en) Display controller
US4570161A (en) Raster scan digital display system
JPS6055393A (ja) カラー・グラフィック・システムとともに使用するカーソル発生装置
US5086295A (en) Apparatus for increasing color and spatial resolutions of a raster graphics system
US4616220A (en) Graphics display comparator for multiple bit plane graphics controller
US4804948A (en) Video display control system
EP0215984B1 (fr) Appareil d'affichage graphique avec mémoire tampon-bit et caractère-graphique combiné
US4763118A (en) Graphic display system for personal computer
EP0159851B1 (fr) Processeur vidéo avancé avec commande de décalage par hardware
US4803476A (en) Video terminal for use in graphics and alphanumeric applications
US5376949A (en) Display system with graphics cursor
EP0165665A2 (fr) Détecteur de collisions entre images mobiles
KR0175142B1 (ko) 정지화상 표시장치 및 그것에 이용되는 외부 메모리 카트리지
JP2898482B2 (ja) コンピュータゲーム装置
JPH0661036B2 (ja) 図形表示装置

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Designated state(s): DE FR GB

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): DE FR GB

17P Request for examination filed

Effective date: 19900814

17Q First examination report despatched

Effective date: 19910208

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE FR GB

REF Corresponds to:

Ref document number: 3586969

Country of ref document: DE

Date of ref document: 19930225

ET Fr: translation filed
PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed
PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20010313

Year of fee payment: 17

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20010405

Year of fee payment: 17

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20010430

Year of fee payment: 17

REG Reference to a national code

Ref country code: GB

Ref legal event code: IF02

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20020409

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20021101

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20020409

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20021231

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST