EP0101895B1 - Dispositif et procédé pour générer la réverbération des signaux tonales analogues - Google Patents
Dispositif et procédé pour générer la réverbération des signaux tonales analogues Download PDFInfo
- Publication number
- EP0101895B1 EP0101895B1 EP83107156A EP83107156A EP0101895B1 EP 0101895 B1 EP0101895 B1 EP 0101895B1 EP 83107156 A EP83107156 A EP 83107156A EP 83107156 A EP83107156 A EP 83107156A EP 0101895 B1 EP0101895 B1 EP 0101895B1
- Authority
- EP
- European Patent Office
- Prior art keywords
- audio data
- digital
- audio signals
- microprocessor
- digital audio
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Images
Classifications
-
- G—PHYSICS
- G10—MUSICAL INSTRUMENTS; ACOUSTICS
- G10K—SOUND-PRODUCING DEVICES; METHODS OR DEVICES FOR PROTECTING AGAINST, OR FOR DAMPING, NOISE OR OTHER ACOUSTIC WAVES IN GENERAL; ACOUSTICS NOT OTHERWISE PROVIDED FOR
- G10K15/00—Acoustics not otherwise provided for
- G10K15/08—Arrangements for producing a reverberation or echo sound
- G10K15/12—Arrangements for producing a reverberation or echo sound using electronic time-delay networks
Definitions
- the invention relates to a device for generating Hall for analogue audio signals, with an A / D converter for converting the analogue audio signals into digital audio data, a processing unit for handling the digital audio data, a D / A converter for converting back the treated digital Sound data and a microprocessor, the processing unit having a sound data memory and a 16-bit calculator for additions and multiplications, which are connected to lines for the digital sound data, and a method for operating this device.
- the desired reverberation is generated in that several all-pass filter calculations are carried out in succession, the sound data which have been stored at different times being added after they have been partially before have been multiplied by a gain factor less than 1. All computing operations must be carried out within one working cycle of the converter. Since the clock times have to be kept short for the flawless reproduction of the analog signals by digital data, but on the other hand the computing processes require a large number of individual steps due to the numerous multiplications, the processing unit has a computer designed as an arithmetic processor with a very high clock frequency and sound data adapted to this frequency Memory on. Both are very complex assemblies, so that the Hall device is very expensive overall.
- a microprocessor which is connected to a remote control part, the time control of the processing unit, a program memory part and possibly further control devices. It is used to select and influence the reverb program, taking into account the settings of the remote control part.
- Another known Hall generating device (DE-A 24 31 989) also works with digital sound data, the input AID converter being designed for 14 bits and the output D / A converter for 15 bits in the exemplary embodiment.
- audio data is added to the current audio data, each of which is reduced by one quantization level. This reduction by one level is easy to do in terms of calculation, but only leads to a linear degression. This is in contrast to the exponential degression, as can be achieved with the help of the all-pass calculations by multiplication by a factor less than 1.
- the invention has for its object to provide a device of the type described above, which has a much simpler structure for generating the desired Hall and can therefore be manufactured cheaper.
- the converters are designed for the processing of 12- or 14-bit audio data and that the controlling microprocessor is connected to the lines for the digital audio data, designed for internal 16-bit processing and as a computer is used for all-pass calculations, which carries out multiplications which are restricted to certain values which result from very few steps, such as 0.5, 0.625, 0.75, 0875, by shifting and, if appropriate, adding digital values.
- Microprocessors have a comparatively low clock frequency. If they are to be used to multiply two digital values, the transducers could be carried out at most one or two multiplications within a work cycle, which is insufficient for the Hall generation. However, if the multiplication is limited to certain values, namely those that result from shifting and possibly adding, that is to say summing or subtracting, these multiplications require only a very few steps.
- the clock frequency of a conventional microprocessor is therefore sufficient to carry out the required number of multiplications and other arithmetic operations within one working cycle of the converter.
- the converters are designed for the processing of 12-bit or 14-bit audio data, there is a particularly precise replication of the analog audio signals by digital audio data. Because the microprocessor is designed for internal 16-bit processing, it can also carry out the necessary all-pass calculations with these 12- or 14-bit audio data, which can result in an "overflow" in the addition stage.
- the microprocessor not only understands control tasks, but also works as a computer, the previously used special computer (arithmetic processor) with a high clock frequency can be omitted.
- the previously used special computer arithmetic processor
- the microprocessor for calling up various Hall programs from a program memory is provided with an indexing device which has a reset connection (Reset) which is used to control the first program and an indexing connection (interrupt). , which is used to control the next program.
- Reset reset connection
- interrupt indexing connection
- a squelch circuit for suppressing the smallest amplitudes can be provided in the output circuit of the analog audio signals. This suppresses the output signals as soon as a predetermined level is undershot. This prevents unwanted quantization noise and disturbing quantization distortion.
- a method for operating this device in which several all-pass filter calculations are carried out by multiplication with an amplification factor of less than 1, is characterized in that all multiplications are carried out with the same amplification factor. In this way, all digital audio data can be treated in the same way, which leads to considerable simplifications.
- the multiplications should be made with the gain factor 0.75.
- the gain factor 0.75.
- this value leads to very appealing Hall results.
- gain factors such as 0.5 or 0.625 or 0.875 u.
- a further advantageous measure consists in that the digital sound data occurring successively on the A / D converter is read into the sound data memory under cyclically recurring addresses, the addresses of the sound data to be called up for the individual all-pass filter calculations by means of a switchable base number or auxiliary numbers differing from this are determined by permanently entered subtraction values, the basic number is cyclically advanced up to twice the address number of the sound signal memory and the basic or auxiliary numbers, which are shortened by the first binary digit, are used as addresses.
- an analog audio signal is fed via an input 1 to an emphasis circuit EM which produces a treble boost and a bass attenuation in order to achieve the A / D at all frequencies of this analog input signal at the maximum amplitudes to be expected in each case. and utilize D / A conversion accuracy.
- the analog sound signal is then fed to a compressor circuit Co, in which the sound signal is compressed between -30 dB and -50 dB and 10 dB for the purpose of physiological adaptation.
- a filter circuit F1 follows, which has a six-pole Chebyshev low-pass filter to meet the condition of the sampling theorem (band limitation).
- a sample and hold circuit SH and an analog-digital converter AD follow.
- the sample and hold circuit SH ensures that a stable signal is present at the A / D converter input during the A / D conversion.
- the conversion takes place with a 12 bit module at a clock frequency of 10 kHz, for example.
- the processing unit 2 includes a microprocessor MP, to which a program memory PM is assigned, and a sound data memory SM.
- a microprocessor MP to which a program memory PM is assigned
- a sound data memory SM for example, a 2k x 8 ROM can be used as the program memory, and an 8k x 8 RAM can be used as the sound data memory.
- a digital-to-analog converter DA is provided on the output side, which in turn is a 12-bit module.
- a de-emphasis circuit DE follows, which compensates for the effect of the emphasis circuit EM, so that the overall frequency response becomes linear.
- a filter circuit F2 which has a six-pole Chebyshev low-pass filter at 4 kHz due to the sampling theorem.
- a squelch circuit SC is provided, to which the output line 3 for the analog audio signal connects.
- the microprocessor MP has eight data connections D, which are connected to an 8 bit data bus 4. This data bus is connected to the analog-digital converter AD, the digital-analog converter DA, the sound data memory SM and the program memory PM and therefore not only carries program signals but also serves as a sound data line before, during and after processing. There are also twelve address connections A, which are connected to the program memory PM and the sound signal memory SM via a 12-bit address bus 5. The control connections C are connected via a control bus 6 to the sample and hold circuit SH, the analog-to-digital converter AD, the digital-to-analog converter DA, the program memory PM and the sound data memory SM. For reasons of simplification, decoders or interfaces provided are also not shown.
- the microprocessor MP has an internal 16-bit processing and can be operated, for example, with an internal computing speed of 2 MHz. It also has an indexing device 7 in order to let various Hall programs from the program memory PM take effect. For this purpose, a reset connection R and a relay connection I are provided. If a pulse is applied to the reset connection R, the first program is activated from a program cycle. Each time a pulse is applied to the switching terminal I, the next program in the cycle is switched to.
- FIG. 2 and 3 explain how the digital sound data obtained in the analog-digital converter AD are treated in the processing unit 2.
- Fig. 2 shows the calculation process for an all-pass filter.
- Fig. 3 shows that four such filter calculations are carried out in succession.
- the delayed signal s2 is generated by multiplying V1 a signal s4 by the factor k.
- the signal s4 is taken from the sound data memory SM at an address z- n . n indicates by how many converter work cycles the sound signal s3 was previously written into the memory SM.
- the delayed signal s4 is subjected to an addition A2 with a signal s5, which was generated by multiplying V2 of the signal s3 by the factor -k.
- the emerging sum signal s6 is then processed further.
- the gain factor k always has the same value 0.75. This is obtained, for example, by shifting the respective sound data by one binary position and again by one binary position (which corresponds to multiplication by a factor of 0.5) and then summing the two shifted values.
- the reverberation time can be set between 0.1 and 5 s, so that all sensible reverberation times that are commonly used in music today can be achieved with this system.
- FIG. 4 schematically shows in the area I those addresses under which sound data can be stored in the memory SM. For example, these addresses go from 00000 to 11111. In area II, this memory is shown again with the same addresses, which has the same addresses.
- a base number B which has another position in front of the address, is advanced in the direction of the arrow x. By subtraction with fixed values, the base number B is linked to a number of auxiliary numbers H "H 2 and H 3 , which therefore experience the same increment as the base number
- the base or auxiliary number without the first binary position serves as the address (incomplete decoding)
- the digital sound data is only retrieved from the actually available memory, regardless of whether the microprocessor addresses the area or II low working capacity of the microprocessor required for address management.
- the exemplary embodiment works with values such as can be achieved with commercially available microprocessors. As far as newer microprocessors have higher clock frequencies, multiplications can also be carried out, in which the shifting and adding requires more steps or more than four all-pass filter calculations are carried out in succession. The multiplications also include measures in which shifted signals are added not by summation but by subtraction, for example from the original signal.
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Acoustics & Sound (AREA)
- Multimedia (AREA)
- Analogue/Digital Conversion (AREA)
- Electrophonic Musical Instruments (AREA)
- Reverberation, Karaoke And Other Acoustics (AREA)
- Measurement Of Velocity Or Position Using Acoustic Or Ultrasonic Waves (AREA)
Claims (10)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
AT83107156T ATE41714T1 (de) | 1982-08-27 | 1983-07-21 | Vorrichtung zur erzeugung von hall fuer analoge tonsignale und verfahren zu deren betrieb. |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE3231925A DE3231925C2 (de) | 1982-08-27 | 1982-08-27 | Vorrichtung zur Erzeugung von Hall für analoge Tonsignale und Verfahren zu deren Betrieb |
DE3231925 | 1982-08-27 |
Publications (3)
Publication Number | Publication Date |
---|---|
EP0101895A2 EP0101895A2 (fr) | 1984-03-07 |
EP0101895A3 EP0101895A3 (en) | 1985-06-19 |
EP0101895B1 true EP0101895B1 (fr) | 1989-03-22 |
Family
ID=6171860
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP83107156A Expired EP0101895B1 (fr) | 1982-08-27 | 1983-07-21 | Dispositif et procédé pour générer la réverbération des signaux tonales analogues |
Country Status (3)
Country | Link |
---|---|
EP (1) | EP0101895B1 (fr) |
AT (1) | ATE41714T1 (fr) |
DE (1) | DE3231925C2 (fr) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE19733300C2 (de) * | 1997-08-01 | 2001-04-19 | Joachim Hecht | Verfahren zur elektronischen Nachbildung der Übertragungseigenschaften eines ein Band-Echohall-Gerät umfassendes Klang-Effekt-Gerätes mittels eines programmgesteuerten digitalen oder analogen Signalprozessors |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE2431989A1 (de) * | 1974-07-03 | 1976-01-22 | Polygram Gmbh | Verfahren und einrichtung zur erzeugung kuenstlichen nachhalls |
-
1982
- 1982-08-27 DE DE3231925A patent/DE3231925C2/de not_active Expired
-
1983
- 1983-07-21 AT AT83107156T patent/ATE41714T1/de not_active IP Right Cessation
- 1983-07-21 EP EP83107156A patent/EP0101895B1/fr not_active Expired
Non-Patent Citations (1)
Title |
---|
STUDIO (Sonderdruck Sept. 80), AUDIO Export Georg NEUMANN & Co., GmbH (LEXIKON 224 DIGITALES HALLGERÄT) * |
Also Published As
Publication number | Publication date |
---|---|
EP0101895A3 (en) | 1985-06-19 |
ATE41714T1 (de) | 1989-04-15 |
DE3231925A1 (de) | 1984-03-01 |
EP0101895A2 (fr) | 1984-03-07 |
DE3231925C2 (de) | 1986-04-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE3485792T2 (de) | Digitale signalverarbeitungseinrichtungen. | |
DE3510660C2 (fr) | ||
DE3044208C2 (de) | Interpolator zur Erhöhung der Wortgeschwindigkeit eines digitalen Signals | |
DE2432594C3 (de) | Rekursives Digitalfilter | |
DE3314570A1 (de) | Verfahren und anordnung zur einstellung der verstaerkung | |
DE69123328T2 (de) | Gerät zur Schallfeldkompensation | |
DE69032358T2 (de) | Datenverarbeitungssystem für Audiosignale | |
EP0344347A1 (fr) | Dispositif pour le traitement numérique de signaux | |
EP0554494B1 (fr) | Filtre numérique non récursif adaptatif | |
EP0867074B1 (fr) | Procede de compression d'un signal analogique | |
DE2839229A1 (de) | Frequenzband-teilungsfilter | |
EP0101895B1 (fr) | Dispositif et procédé pour générer la réverbération des signaux tonales analogues | |
DE3044582A1 (de) | Digitaler verstaerker, insbesondere zur verwendung in einer digitalen fernsprech-teilnehmerschaltung | |
EP0566942B1 (fr) | Procédé de réduction de signaux perturbateurs provoqués par des processeurs de signaux numériques | |
DE68926613T2 (de) | Gerät zur Signalwandlung, für Fernmeldevermittlungsanwendungen das die Quantisierungsfehler reduziert | |
DE69222626T2 (de) | Hochauflösendes Digitalfilter | |
CH655213A5 (de) | Sprachverarbeitungsgeraet fuer teilnehmerleitungen. | |
DE69620744T2 (de) | Filter mit vorwärtsregelung | |
DE69702206T2 (de) | Parallele dezimationsvorrichtung | |
EP0436603B1 (fr) | Procede et dispositif pour convertir le signal de balayage d'un signal d'entree analogique | |
DE3586692T2 (de) | Arithmetische konvolutionsschaltung fuer digitale signalverarbeitung. | |
EP0326672A1 (fr) | Méthode et disposition pour la transmission de signaux numériques | |
EP1397867B1 (fr) | Procede et dispositif pour eliminer des cycles limites lors du filtrage de mise en forme de bruit | |
EP0676887B1 (fr) | Méthode à générer un signal sinus digital avec une fréquence d'échantillonnage prédéterminée et circuit pour la mise en oeuvre de la méthode | |
DE10327620A1 (de) | Vorrichtung und Verfahren zur digitalen Pulsweiten-Modulation |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
AK | Designated contracting states |
Designated state(s): AT BE CH GB IT LI LU NL |
|
PUAL | Search report despatched |
Free format text: ORIGINAL CODE: 0009013 |
|
RAP1 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: FRANZ, REINHARD |
|
AK | Designated contracting states |
Designated state(s): AT BE CH GB IT LI LU NL |
|
17P | Request for examination filed |
Effective date: 19850726 |
|
17Q | First examination report despatched |
Effective date: 19861126 |
|
R17C | First examination report despatched (corrected) |
Effective date: 19870615 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): AT BE CH GB IT LI LU NL |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: NL Effective date: 19890322 Ref country code: IT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT;WARNING: LAPSES OF ITALIAN PATENTS WITH EFFECTIVE DATE BEFORE 2007 MAY HAVE OCCURRED AT ANY TIME BEFORE 2007. THE CORRECT EFFECTIVE DATE MAY BE DIFFERENT FROM THE ONE RECORDED. Effective date: 19890322 Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 19890322 Ref country code: BE Effective date: 19890322 |
|
REF | Corresponds to: |
Ref document number: 41714 Country of ref document: AT Date of ref document: 19890415 Kind code of ref document: T |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: AT Effective date: 19890721 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: LU Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 19890731 Ref country code: LI Effective date: 19890731 Ref country code: CH Effective date: 19890731 |
|
NLV1 | Nl: lapsed or annulled due to failure to fulfill the requirements of art. 29p and 29m of the patents act | ||
GBV | Gb: ep patent (uk) treated as always having been void in accordance with gb section 77(7)/1977 [no translation filed] | ||
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed | ||
REG | Reference to a national code |
Ref country code: CH Ref legal event code: PL |