DK166702B1 - Fejlsikret, hoejdisponibel multiprocessor-centralstyreenhed til et formidlingssystem og fremgangsmaade til lagerkonfigurationsdrift af denne centralstyreenhed - Google Patents

Fejlsikret, hoejdisponibel multiprocessor-centralstyreenhed til et formidlingssystem og fremgangsmaade til lagerkonfigurationsdrift af denne centralstyreenhed Download PDF

Info

Publication number
DK166702B1
DK166702B1 DK124587A DK124587A DK166702B1 DK 166702 B1 DK166702 B1 DK 166702B1 DK 124587 A DK124587 A DK 124587A DK 124587 A DK124587 A DK 124587A DK 166702 B1 DK166702 B1 DK 166702B1
Authority
DK
Denmark
Prior art keywords
storage
mb3b
storage block
processor
mb3a
Prior art date
Application number
DK124587A
Other languages
Danish (da)
English (en)
Other versions
DK124587A (da
DK124587D0 (da
Inventor
Rudolf Bitzinger
Walter Engl
Siegfried Humml
Klaus Schreier
Original Assignee
Siemens Ag
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens Ag filed Critical Siemens Ag
Publication of DK124587D0 publication Critical patent/DK124587D0/da
Publication of DK124587A publication Critical patent/DK124587A/da
Application granted granted Critical
Publication of DK166702B1 publication Critical patent/DK166702B1/da

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04QSELECTING
    • H04Q3/00Selecting arrangements
    • H04Q3/42Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker
    • H04Q3/54Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised
    • H04Q3/545Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised using a stored programme
    • H04Q3/54541Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised using a stored programme using multi-processor systems
    • H04Q3/54558Redundancy, stand-by
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04QSELECTING
    • H04Q3/00Selecting arrangements
    • H04Q3/42Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker
    • H04Q3/54Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised
    • H04Q3/545Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised using a stored programme
    • H04Q3/54541Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised using a stored programme using multi-processor systems
    • H04Q3/5455Multi-processor, parallelism, distributed systems

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Hardware Redundancy (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Exchange Systems With Centralized Control (AREA)
DK124587A 1986-03-12 1987-03-11 Fejlsikret, hoejdisponibel multiprocessor-centralstyreenhed til et formidlingssystem og fremgangsmaade til lagerkonfigurationsdrift af denne centralstyreenhed DK166702B1 (da)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
DE3608245 1986-03-12
DE3608245 1986-03-12
DE3625036 1986-07-24
DE3625036 1986-07-24

Publications (3)

Publication Number Publication Date
DK124587D0 DK124587D0 (da) 1987-03-11
DK124587A DK124587A (da) 1987-09-13
DK166702B1 true DK166702B1 (da) 1993-06-28

Family

ID=25841898

Family Applications (1)

Application Number Title Priority Date Filing Date
DK124587A DK166702B1 (da) 1986-03-12 1987-03-11 Fejlsikret, hoejdisponibel multiprocessor-centralstyreenhed til et formidlingssystem og fremgangsmaade til lagerkonfigurationsdrift af denne centralstyreenhed

Country Status (11)

Country Link
US (1) US4860333A (pt)
EP (1) EP0238841B1 (pt)
CN (1) CN1016828B (pt)
AR (1) AR245831A1 (pt)
AT (1) ATE69346T1 (pt)
BR (1) BR8701107A (pt)
DE (1) DE3774309D1 (pt)
DK (1) DK166702B1 (pt)
FI (1) FI89443C (pt)
GR (1) GR3003729T3 (pt)
PT (1) PT84445B (pt)

Families Citing this family (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4956766A (en) * 1985-07-25 1990-09-11 International Business Machines Corp. Systems for inhibiting errors caused by memory cartridge insertion/removal using an idle loop
EP0254115B1 (de) * 1986-07-23 1991-07-24 Siemens Aktiengesellschaft Modular strukturiertes ISDN-Kommunikationssystem mit Bildung und Anzeige von Fehlertexten
CA1297593C (en) * 1987-10-08 1992-03-17 Stephen C. Leuty Fault tolerant ancillary messaging and recovery system and method within adigital switch
US5289586A (en) * 1988-11-29 1994-02-22 Hitachi, Ltd. Digital information transmission apparatus and method of driving information transmission bus system thereof
US5295258A (en) * 1989-12-22 1994-03-15 Tandem Computers Incorporated Fault-tolerant computer system with online recovery and reintegration of redundant components
EP0448734B1 (de) * 1990-03-23 1994-12-14 Siemens Aktiengesellschaft Schaltungsanordnung für die Routineprüfung einer Schnittstelle zwischen Anschlussgruppen und dem Koppelnetz eines PCM-Fernmeldevermittlungssystems
US5544180A (en) * 1992-06-08 1996-08-06 Qlogic Corporation Error-tolerant byte synchronization recovery scheme
US5771367A (en) * 1992-12-17 1998-06-23 International Business Machines Corporation Storage controller and method for improved failure recovery using cross-coupled cache memories and nonvolatile stores
US5937029A (en) * 1996-08-02 1999-08-10 Nice Systems, Ltd. Data logging system employing M N +1! redundancy
KR19980020514A (ko) * 1996-09-09 1998-06-25 김광호 종합정보통신망 사설교환기의 결함내성 구현방법
JPH11331376A (ja) * 1998-05-08 1999-11-30 Fujitsu Ltd 電子交換機の試験手順実行方法及びそのシステム
US7111228B1 (en) 2002-05-07 2006-09-19 Marvell International Ltd. System and method for performing parity checks in disk storage system
US7287102B1 (en) 2003-01-31 2007-10-23 Marvell International Ltd. System and method for concatenating data
US7007114B1 (en) 2003-01-31 2006-02-28 Qlogic Corporation System and method for padding data blocks and/or removing padding from data blocks in storage controllers
US7064915B1 (en) 2003-03-10 2006-06-20 Marvell International Ltd. Method and system for collecting servo field data from programmable devices in embedded disk controllers
US7492545B1 (en) 2003-03-10 2009-02-17 Marvell International Ltd. Method and system for automatic time base adjustment for disk drive servo controllers
US7080188B2 (en) 2003-03-10 2006-07-18 Marvell International Ltd. Method and system for embedded disk controllers
US7870346B2 (en) 2003-03-10 2011-01-11 Marvell International Ltd. Servo controller interface module for embedded disk controllers
US7039771B1 (en) 2003-03-10 2006-05-02 Marvell International Ltd. Method and system for supporting multiple external serial port devices using a serial port controller in embedded disk controllers
US7526691B1 (en) 2003-10-15 2009-04-28 Marvell International Ltd. System and method for using TAP controllers
US7139150B2 (en) 2004-02-10 2006-11-21 Marvell International Ltd. Method and system for head position control in embedded disk drive controllers
US7120084B2 (en) 2004-06-14 2006-10-10 Marvell International Ltd. Integrated memory controller
US8166217B2 (en) 2004-06-28 2012-04-24 Marvell International Ltd. System and method for reading and writing data using storage controllers
US9201599B2 (en) 2004-07-19 2015-12-01 Marvell International Ltd. System and method for transmitting data in storage controllers
US7757009B2 (en) 2004-07-19 2010-07-13 Marvell International Ltd. Storage controllers with dynamic WWN storage modules and methods for managing data and connections between a host and a storage device
US8032674B2 (en) * 2004-07-19 2011-10-04 Marvell International Ltd. System and method for controlling buffer memory overflow and underflow conditions in storage controllers
US7386661B2 (en) 2004-10-13 2008-06-10 Marvell International Ltd. Power save module for storage controllers
US7240267B2 (en) 2004-11-08 2007-07-03 Marvell International Ltd. System and method for conducting BIST operations
US7802026B2 (en) * 2004-11-15 2010-09-21 Marvell International Ltd. Method and system for processing frames in storage controllers
US7609468B2 (en) 2005-04-06 2009-10-27 Marvell International Ltd. Method and system for read gate timing control for storage controllers
US7283418B2 (en) * 2005-07-26 2007-10-16 Micron Technology, Inc. Memory device and method having multiple address, data and command buses
JP5014899B2 (ja) * 2007-07-02 2012-08-29 ルネサスエレクトロニクス株式会社 再構成可能デバイス
US9847105B2 (en) * 2016-02-01 2017-12-19 Samsung Electric Co., Ltd. Memory package, memory module including the same, and operation method of memory package
CN108153648B (zh) * 2017-12-27 2021-04-20 西安奇维科技有限公司 一种实现灵活调度的多冗余计算机的方法

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2232256A5 (pt) * 1973-05-29 1974-12-27 Labo Cent Telecommunicat
US3882455A (en) * 1973-09-14 1975-05-06 Gte Automatic Electric Lab Inc Configuration control circuit for control and maintenance complex of digital communications system
IT1111606B (it) * 1978-03-03 1986-01-13 Cselt Centro Studi Lab Telecom Sistema elaborativo modulare multiconfigurabile integrato con un sistema di preelaborazione
US4371754A (en) * 1980-11-19 1983-02-01 Rockwell International Corporation Automatic fault recovery system for a multiple processor telecommunications switching control
DE3334773A1 (de) * 1983-09-26 1984-11-08 Siemens AG, 1000 Berlin und 8000 München Verfahren zum betrieb eines in normalbetriebszeit parallel betriebenen speicherblockpaares

Also Published As

Publication number Publication date
DE3774309D1 (de) 1991-12-12
BR8701107A (pt) 1987-12-29
DK124587A (da) 1987-09-13
CN87101839A (zh) 1987-12-02
US4860333A (en) 1989-08-22
DK124587D0 (da) 1987-03-11
FI871059A (fi) 1987-09-13
FI89443B (fi) 1993-06-15
PT84445A (de) 1987-04-01
ATE69346T1 (de) 1991-11-15
FI89443C (fi) 1993-09-27
GR3003729T3 (pt) 1993-03-16
AR245831A1 (es) 1994-02-28
EP0238841B1 (de) 1991-11-06
EP0238841A1 (de) 1987-09-30
FI871059A0 (fi) 1987-03-11
PT84445B (pt) 1989-10-04
CN1016828B (zh) 1992-05-27

Similar Documents

Publication Publication Date Title
DK166702B1 (da) Fejlsikret, hoejdisponibel multiprocessor-centralstyreenhed til et formidlingssystem og fremgangsmaade til lagerkonfigurationsdrift af denne centralstyreenhed
DK167333B1 (da) Fremgangsmaade til drift af en fejlsikret hoejdisponibel multiprocessor-centralstyreenhed i et formidlingssystem
JP4767139B2 (ja) ストレージ管理プログラム、ストレージ管理装置、およびストレージ管理方法
JP3184171B2 (ja) ディスクアレイ装置、そのエラー制御方法、ならびにその制御プログラムを記録した記録媒体
JP2942079B2 (ja) 記憶システム
JP5296878B2 (ja) 1つまたは複数の交換ユニットのテストを管理するために1つまたは複数の交換可能ユニットを含むコンピュータ化ストレージ・システムで使用するための方法、装置、およびプログラム(交換ユニットのテストを管理するために交換可能ユニットを含むコンピュータ化ストレージ・システム)
JP2002108573A (ja) ディスクアレイ装置、そのエラー制御方法、ならびにその制御プログラムを記録した記録媒体
JPS59183437A (ja) コンピユ−タの自己検査回路
JP2000181887A5 (pt)
US20060277354A1 (en) Library apparatus
EP3673373A1 (en) Ensuring a correct program sequence in a dual-processor architecture
JP3748117B2 (ja) 鏡像化メモリ用エラー検出システム
US6574753B1 (en) Peer link fault isolation
US5077744A (en) Method for error protection in telephone switching installations
JP2509811B2 (ja) タスク管理方式
KR101977172B1 (ko) 다중화 로직 기반 락스텝 실행 장치 및 방법
KR100363221B1 (ko) 대용량 디스크 저장 장치 및 이를 위한 폴트 톨로런스제공 방법
JP2008090656A (ja) プログラマブルコントローラ
US8181070B2 (en) Error detection in a networked embedded system
JPH01286060A (ja) 記憶装置におけるeccエラー処理方式
JPH07182116A (ja) 外部記憶装置
CN117056106A (zh) 纠删码存储中静默错误检测方法和装置
JPS603225B2 (ja) 主記憶装置情報修復方式
JPH05341921A (ja) ディスクアレイ装置
JP2790511B2 (ja) 装置内監視切替方式

Legal Events

Date Code Title Description
B1 Patent granted (law 1993)
PBP Patent lapsed