DK0660611T3 - Et kredsløb til genopretning af clocksignal til seriel digital video - Google Patents

Et kredsløb til genopretning af clocksignal til seriel digital video

Info

Publication number
DK0660611T3
DK0660611T3 DK94309535T DK94309535T DK0660611T3 DK 0660611 T3 DK0660611 T3 DK 0660611T3 DK 94309535 T DK94309535 T DK 94309535T DK 94309535 T DK94309535 T DK 94309535T DK 0660611 T3 DK0660611 T3 DK 0660611T3
Authority
DK
Denmark
Prior art keywords
frequency
vco
stage
input signal
locked loop
Prior art date
Application number
DK94309535T
Other languages
Danish (da)
English (en)
Inventor
John Francis
Original Assignee
Gennum Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Gennum Corp filed Critical Gennum Corp
Application granted granted Critical
Publication of DK0660611T3 publication Critical patent/DK0660611T3/da

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N21/00Selective content distribution, e.g. interactive television or video on demand [VOD]
    • H04N21/20Servers specifically adapted for the distribution of content, e.g. VOD servers; Operations thereof
    • H04N21/23Processing of content or additional data; Elementary server operations; Server middleware
    • H04N21/238Interfacing the downstream path of the transmission network, e.g. adapting the transmission rate of a video stream to network bandwidth; Processing of multiplex streams
    • H04N21/2383Channel coding or modulation of digital bit-stream, e.g. QPSK modulation
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/10Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
    • H03L7/12Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using a scanning signal
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00Arrangements for synchronising receiver with transmitter
    • H04L7/02Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N21/00Selective content distribution, e.g. interactive television or video on demand [VOD]
    • H04N21/40Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
    • H04N21/43Processing of content or additional data, e.g. demultiplexing additional data from a digital video stream; Elementary client operations, e.g. monitoring of home network or synchronising decoder's clock; Client middleware
    • H04N21/438Interfacing the downstream path of the transmission network originating from a server, e.g. retrieving encoded video stream packets from an IP network
    • H04N21/4382Demodulation or channel decoding, e.g. QPSK demodulation
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00Details of television systems
    • H04N5/04Synchronising
    • H04N5/12Devices in which the synchronising signals are only operative if a phase difference occurs between synchronising and synchronised scanning devices, e.g. flywheel synchronising
    • H04N5/126Devices in which the synchronising signals are only operative if a phase difference occurs between synchronising and synchronised scanning devices, e.g. flywheel synchronising whereby the synchronisation signal indirectly commands a frequency generator
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00Television systems
    • H04N7/16Analogue secrecy systems; Analogue subscription systems
    • H04N7/167Systems rendering the television signal unintelligible and subsequently intelligible
    • H04N7/1675Providing digital key or authorisation information for generation or regeneration of the scrambling sequence

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Multimedia (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Computer Security & Cryptography (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Television Signal Processing For Recording (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)
  • Information Transfer Systems (AREA)
  • Synchronizing For Television (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Dram (AREA)
DK94309535T 1993-12-23 1994-12-20 Et kredsløb til genopretning af clocksignal til seriel digital video DK0660611T3 (da)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CA002112290A CA2112290C (fr) 1993-12-23 1993-12-23 Circuit de restitution de signaux d'horloge pour recepteur de signaux video numeriques serie
US08/360,544 US5541556A (en) 1993-12-23 1994-12-21 Clock recovery circuit for serial digital video

Publications (1)

Publication Number Publication Date
DK0660611T3 true DK0660611T3 (da) 2000-07-03

Family

ID=25676887

Family Applications (1)

Application Number Title Priority Date Filing Date
DK94309535T DK0660611T3 (da) 1993-12-23 1994-12-20 Et kredsløb til genopretning af clocksignal til seriel digital video

Country Status (7)

Country Link
US (1) US5541556A (fr)
EP (1) EP0660611B1 (fr)
JP (1) JPH0856293A (fr)
AT (1) ATE191597T1 (fr)
CA (1) CA2112290C (fr)
DE (1) DE69423860T2 (fr)
DK (1) DK0660611T3 (fr)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE19510965A1 (de) * 1995-03-24 1996-09-26 Asta Medica Ag Neue Pyrido/3,2-e/pyrazinone mit antiasthmatischer Wirksamkeit und Verfahren zu deren Herstellung
JP3600708B2 (ja) * 1996-04-15 2004-12-15 ペンタックス株式会社 電子内視鏡に接続可能な映像信号処理装置
US5767917A (en) * 1996-04-30 1998-06-16 U.S. Philips Corporation Method and apparatus for multi-standard digital television synchronization
US6704382B1 (en) 1997-07-11 2004-03-09 Tellabs Operations, Inc. Self-sweeping autolock PLL
US6177959B1 (en) * 1997-12-31 2001-01-23 Telecruz Technology, Inc. Circuit and method for generating a clock signal synchronized with time reference signals associated with television signals
US6331999B1 (en) * 1998-01-15 2001-12-18 Lsi Logic Corporation Serial data transceiver architecture and test method for measuring the amount of jitter within a serial data stream
FR2778044B1 (fr) * 1998-04-23 2000-06-16 Thomson Multimedia Sa Procede de recuperation d'horloge lors de l'echantillonnage des signaux de type informatique
US6400409B1 (en) * 1998-08-07 2002-06-04 Thomson Licensing Sa Control of horizontal frequency selection
US6233020B1 (en) * 1998-08-07 2001-05-15 Thomson Licensing S.A. Phase lock loop with selectable response
AU5404199A (en) * 1998-09-03 2000-03-27 Gennum Corporation Slew phase locked loop
WO2001065732A2 (fr) * 2000-02-29 2001-09-07 General Instrument Corporation Application d'un schema de traitement numerique permettant d'ameliorer les performances d'un reseau de television par cable
WO2002032116A1 (fr) * 2000-10-11 2002-04-18 Sony Electronics Inc. Mecanisme de synchronisation adaptatif pour decodeur video numerique
US7110412B2 (en) * 2001-09-18 2006-09-19 Sbc Technology Resources, Inc. Method and system to transport high-quality video signals
US6778024B2 (en) 2002-11-14 2004-08-17 Gennum Corporation Dynamically trimmed voltage controlled oscillator
US7746969B2 (en) * 2006-03-28 2010-06-29 Entropic Communications, Inc. High definition multi-media interface
US7831855B2 (en) * 2007-04-12 2010-11-09 Harris Corporation System and method for generating a reset signal for synchronization of a signal

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5111160A (en) * 1991-04-30 1992-05-05 The Grass Valley Group Clock generation circuit for multistandard serial digital video with automatic format identification
US5210509A (en) * 1992-05-29 1993-05-11 Unisys Corporation Dual loop phase locked circuit with sweep generator and compensation for drift
US5473639A (en) * 1993-07-26 1995-12-05 Hewlett-Packard Company Clock recovery apparatus with means for sensing an out of lock condition

Also Published As

Publication number Publication date
EP0660611A3 (fr) 1996-03-06
ATE191597T1 (de) 2000-04-15
EP0660611A2 (fr) 1995-06-28
JPH0856293A (ja) 1996-02-27
US5541556A (en) 1996-07-30
CA2112290A1 (fr) 1995-06-24
DE69423860D1 (de) 2000-05-11
CA2112290C (fr) 2004-06-01
DE69423860T2 (de) 2000-10-19
EP0660611B1 (fr) 2000-04-05

Similar Documents

Publication Publication Date Title
DK0660611T3 (da) Et kredsløb til genopretning af clocksignal til seriel digital video
EP0124332A3 (fr) Montage d'accord à double conversion
KR970055561A (ko) 반응 시간이 제어 가능한 위상 동기 루프
GB2289175A (en) Phase lock loop synchronization circuit and method
SE9503450D0 (sv) Förfarande och anordning vid generering av en signal
EP1466410A4 (fr) Filtre de boucle a faible gigue pour systeme de boucle a verrouillage de phase
KR970057865A (ko) 미세 동조 장치를 구비한 디지탈 위성 수신기용 동조 시스템
TW377539B (en) Phase lock loop for display monitor
DE60227011D1 (de) Breitbandige digitale Phasenregelschleife (pll) mit einem Halbfrequenz-Ausgang
ATE257986T1 (de) Pll schaltkreis
EP1104113A3 (fr) Circuit de récupération d'horloge et de données pour récepteur optique
US4656431A (en) Digital frequency discriminator
EP0176703B1 (fr) Unité de traitement de signaux de fréquence intermédiaire
KR100389845B1 (ko) 디지털 수신기를 동기화하는 장치
EP1143622A4 (fr) Boucle a phase asservie
US5745004A (en) FPLL with third multiplier in an AC path in the FPLL
KR950022207A (ko) 엘-밴드 위상 편이키잉 변조방식을 이용한 위성통신에서의 수신기
US4796102A (en) Automatic frequency control system
US4486782A (en) Frequency stabilization of a VCO FM modulator
JP2673365B2 (ja) 空胴共振器の共振周波数制御装置
US4642574A (en) Digital quartz-stabilized FM discriminator
DK224688A (da) Oscillatorindretning til frembringelse af mindst to forskellige frekvenser
KR0183791B1 (ko) 동기 위상 루프회로에서의 주파수 변환 장치
JPH0517733B2 (fr)
ES2071395T3 (es) Procedimiento para el control de un sistema de frecuencia dotado con una entrada de modulacion.