DE9417734U1 - Halbleiteranordnung für Chip-Module - Google Patents

Halbleiteranordnung für Chip-Module

Info

Publication number
DE9417734U1
DE9417734U1 DE9417734U DE9417734U DE9417734U1 DE 9417734 U1 DE9417734 U1 DE 9417734U1 DE 9417734 U DE9417734 U DE 9417734U DE 9417734 U DE9417734 U DE 9417734U DE 9417734 U1 DE9417734 U1 DE 9417734U1
Authority
DE
Germany
Prior art keywords
chip modules
semiconductor arrangement
semiconductor
arrangement
modules
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE9417734U
Other languages
English (en)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
IDT Europe GmbH
Original Assignee
Zentrum Mikroelektronik Dresden GmbH
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Zentrum Mikroelektronik Dresden GmbH filed Critical Zentrum Mikroelektronik Dresden GmbH
Priority to DE9417734U priority Critical patent/DE9417734U1/de
Publication of DE9417734U1 publication Critical patent/DE9417734U1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49503Lead-frames or other flat leads characterised by the die pad
    • H01L23/4951Chip-on-leads or leads-on-chip techniques, i.e. inner lead fingers being used as die pad
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/4824Connecting between the body and an opposite side of the item with respect to the body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/4826Connecting between the body and an opposite side of the item with respect to the body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49171Fan-out arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
DE9417734U 1994-11-08 1994-11-08 Halbleiteranordnung für Chip-Module Expired - Lifetime DE9417734U1 (de)

Priority Applications (1)

Application Number Priority Date Filing Date Title
DE9417734U DE9417734U1 (de) 1994-11-08 1994-11-08 Halbleiteranordnung für Chip-Module

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE9417734U DE9417734U1 (de) 1994-11-08 1994-11-08 Halbleiteranordnung für Chip-Module

Publications (1)

Publication Number Publication Date
DE9417734U1 true DE9417734U1 (de) 1995-03-16

Family

ID=6915726

Family Applications (1)

Application Number Title Priority Date Filing Date
DE9417734U Expired - Lifetime DE9417734U1 (de) 1994-11-08 1994-11-08 Halbleiteranordnung für Chip-Module

Country Status (1)

Country Link
DE (1) DE9417734U1 (de)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0810655A2 (de) * 1996-05-29 1997-12-03 Texas Instruments Incorporated Eine Packung für eine Halbleiteranordnung
EP0859411A2 (de) * 1997-02-12 1998-08-19 Oki Electric Industry Co., Ltd. Oberflächenmontierbare Halbleitervorrichtung, Leiterplatte mit einer derartigen Halbleitervorrichtung, und Verfahren zum Herstellen einer derartigen Halbleitervorrichtung
WO2001037335A2 (de) * 1999-11-15 2001-05-25 Infineon Technologies Ag Verpackung für einen halbleiterchip
US7667323B2 (en) 2004-11-12 2010-02-23 Analog Devices, Inc. Spaced, bumped component structure
US8476591B2 (en) 2005-09-21 2013-07-02 Analog Devices, Inc. Radiation sensor device and method

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0810655A2 (de) * 1996-05-29 1997-12-03 Texas Instruments Incorporated Eine Packung für eine Halbleiteranordnung
EP0810655A3 (de) * 1996-05-29 1999-10-06 Texas Instruments Incorporated Eine Packung für eine Halbleiteranordnung
US6667560B2 (en) 1996-05-29 2003-12-23 Texas Instruments Incorporated Board on chip ball grid array
EP0859411A2 (de) * 1997-02-12 1998-08-19 Oki Electric Industry Co., Ltd. Oberflächenmontierbare Halbleitervorrichtung, Leiterplatte mit einer derartigen Halbleitervorrichtung, und Verfahren zum Herstellen einer derartigen Halbleitervorrichtung
EP0859411A3 (de) * 1997-02-12 1999-03-17 Oki Electric Industry Co., Ltd. Oberflächenmontierbare Halbleitervorrichtung, Leiterplatte mit einer derartigen Halbleitervorrichtung, und Verfahren zum Herstellen einer derartigen Halbleitervorrichtung
US6198160B1 (en) 1997-02-12 2001-03-06 Oki Electric Industry Co., Ltd. Surface mounted type semiconductor device with wrap-around external leads
WO2001037335A2 (de) * 1999-11-15 2001-05-25 Infineon Technologies Ag Verpackung für einen halbleiterchip
WO2001037335A3 (de) * 1999-11-15 2001-12-13 Infineon Technologies Ag Verpackung für einen halbleiterchip
US6724076B1 (en) 1999-11-15 2004-04-20 Infineon Technologies Ag Package for a semiconductor chip
US7667323B2 (en) 2004-11-12 2010-02-23 Analog Devices, Inc. Spaced, bumped component structure
US8476591B2 (en) 2005-09-21 2013-07-02 Analog Devices, Inc. Radiation sensor device and method

Similar Documents

Publication Publication Date Title
DE69509878D1 (de) Halbleiterchipträger
DE69530466D1 (de) Kühlvorrichtung für Mehrchipmodul
DE69308390D1 (de) Packung für integrierte Schaltungschips
DE69224314T2 (de) Integrierte Wärmesenke für Halbleitermodule
DE69824758D1 (de) Kühlsystem für einen halbleiterchipträger
DE69812651D1 (de) Mehrfachverwendbare modulen für komplexe integrierte halbleiterschaltungen
DE69508046T2 (de) Integrierte halbleiteranordnung
DE69527668T2 (de) Anschlussstelle für Halbleiterbauelement
DE29500447U1 (de) Packungsträger für Halbleiter-Bauteile
DE59508681D1 (de) Leistungshalbleitermodul
DE69907590D1 (de) Halbleitermodul
DE69823101D1 (de) Energieverteilungssystem für Halbleiterchip
DE69528869D1 (de) Flachgehäuse für Halbleiter-IC
DE9417734U1 (de) Halbleiteranordnung für Chip-Module
DE69529386D1 (de) Verbesserungen für Halbleiteranordnungen
DE29621837U1 (de) Trägerelement für Halbleiterchips
DE69227852T2 (de) Eigengetterung für ein epitaxiales Halbleiterplättchen
DE69826046D1 (de) Herstellungsverfahren für Halbleitervorrichtung
DE9315056U1 (de) Kühlkörper für Halbleiterbauelemente
KR960006348U (ko) 반도체칩 검사장치
KR950031498U (ko) 반도체칩 트레이 공급장치
DE29720441U1 (de) Halterahmen für Halbleiterchips
KR950025923U (ko) 반도체 칩
KR960025513U (ko) 반도체 칩
KR960038724U (ko) 반도체 칩