DE69941077D1 - Integrierte Schaltung mit besonderer Anordnung der Verbindungsleiter - Google Patents
Integrierte Schaltung mit besonderer Anordnung der VerbindungsleiterInfo
- Publication number
- DE69941077D1 DE69941077D1 DE69941077T DE69941077T DE69941077D1 DE 69941077 D1 DE69941077 D1 DE 69941077D1 DE 69941077 T DE69941077 T DE 69941077T DE 69941077 T DE69941077 T DE 69941077T DE 69941077 D1 DE69941077 D1 DE 69941077D1
- Authority
- DE
- Germany
- Prior art keywords
- integrated circuit
- connection conductor
- special arrangement
- special
- arrangement
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/50—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor for integrated circuit devices, e.g. power bus, number of leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/64—Impedance arrangements
- H01L23/66—High-frequency adaptations
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19043—Component type being a resistor
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Semiconductor Integrated Circuits (AREA)
- Memory System (AREA)
- Wire Bonding (AREA)
- Lead Frames For Integrated Circuits (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/089,684 US6049136A (en) | 1998-06-03 | 1998-06-03 | Integrated circuit having unique lead configuration |
Publications (1)
Publication Number | Publication Date |
---|---|
DE69941077D1 true DE69941077D1 (de) | 2009-08-20 |
Family
ID=22219038
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE69941077T Expired - Fee Related DE69941077D1 (de) | 1998-06-03 | 1999-01-21 | Integrierte Schaltung mit besonderer Anordnung der Verbindungsleiter |
Country Status (4)
Country | Link |
---|---|
US (1) | US6049136A (de) |
EP (1) | EP0962976B1 (de) |
JP (1) | JP4408990B2 (de) |
DE (1) | DE69941077D1 (de) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6140710A (en) * | 1999-05-05 | 2000-10-31 | Lucent Technologies Inc. | Power and ground and signal layout for higher density integrated circuit connections with flip-chip bonding |
DE19922186C1 (de) * | 1999-05-12 | 2000-10-19 | Siemens Ag | IC-Chip |
US6536025B2 (en) * | 2001-05-14 | 2003-03-18 | Intel Corporation | Receiver deskewing of multiple source synchronous bits from a parallel bus |
TW506103B (en) * | 2001-08-06 | 2002-10-11 | Au Optronics Corp | Bump layout on a chip |
US8859229B2 (en) * | 2007-02-02 | 2014-10-14 | Yale University | Transient transfection with RNA |
SG185152A1 (en) * | 2011-04-18 | 2012-11-29 | Thiam Hin Kennie Seow | Light emitting diode packages and their uses |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4393464A (en) * | 1980-12-12 | 1983-07-12 | Ncr Corporation | Chip topography for integrated circuit communication controller |
JPS63187639A (ja) * | 1987-01-30 | 1988-08-03 | Hitachi Ltd | 半導体装置 |
JP2584774B2 (ja) * | 1987-06-12 | 1997-02-26 | キヤノン株式会社 | 密着型光電変換装置 |
JPH0290651A (ja) * | 1988-09-28 | 1990-03-30 | Nec Corp | 半導体集積回路 |
US4994902A (en) * | 1988-11-30 | 1991-02-19 | Hitachi, Ltd. | Semiconductor devices and electronic system incorporating them |
DE68926886T2 (de) * | 1989-09-15 | 1997-02-06 | International Business Machines Corp., Armonk, N.Y. | Designmethode für auf einem Träger angeordnete VLSI-Chips und resultierender Modul |
JPH0456341A (ja) * | 1990-06-26 | 1992-02-24 | Matsushita Electric Ind Co Ltd | 半導体集積回路のレイアウト方法 |
JPH0563029A (ja) * | 1991-09-02 | 1993-03-12 | Fujitsu Ltd | 半導体素子 |
JP2932785B2 (ja) * | 1991-09-20 | 1999-08-09 | 富士通株式会社 | 半導体装置 |
US5723908A (en) * | 1993-03-11 | 1998-03-03 | Kabushiki Kaisha Toshiba | Multilayer wiring structure |
JP3034180B2 (ja) * | 1994-04-28 | 2000-04-17 | 富士通株式会社 | 半導体装置及びその製造方法及び基板 |
TW353223B (en) * | 1995-10-10 | 1999-02-21 | Acc Microelectronics Corp | Semiconductor board providing high signal pin utilization |
US5751557A (en) * | 1996-06-21 | 1998-05-12 | Ast Research, Inc. | Printed circuit board having a triple pattern footprint for receiving one of three component packages |
US5700735A (en) * | 1996-08-22 | 1997-12-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of forming bond pad structure for the via plug process |
-
1998
- 1998-06-03 US US09/089,684 patent/US6049136A/en not_active Expired - Fee Related
-
1999
- 1999-01-21 EP EP99101126A patent/EP0962976B1/de not_active Expired - Lifetime
- 1999-01-21 DE DE69941077T patent/DE69941077D1/de not_active Expired - Fee Related
- 1999-06-02 JP JP15511599A patent/JP4408990B2/ja not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
JP2000012738A (ja) | 2000-01-14 |
EP0962976A2 (de) | 1999-12-08 |
JP4408990B2 (ja) | 2010-02-03 |
EP0962976A3 (de) | 2000-05-10 |
US6049136A (en) | 2000-04-11 |
EP0962976B1 (de) | 2009-07-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69731719D1 (de) | Steckverbinder mit integrierter Leiterplattenanordnung | |
DE69938585D1 (de) | Integrierte schaltungsanordnung | |
DE69824211D1 (de) | Oberflächenmontierbarer Verbinder mit integrierter Leiterplattenanordnung | |
DE69900624T2 (de) | Integrierte Schaltung mit veränderlichem Kondensator | |
DE69923126D1 (de) | Integrierte Schaltung mit mehreren Prozessorkernen | |
DE69908319D1 (de) | Stromversorgungsschaltung | |
DE69931546D1 (de) | Nichtreziproke Schaltungsanordnung | |
DE60016477D1 (de) | Schaltungsanordnung mit Schwachstromdetektion | |
DE69940590D1 (de) | Integrierter Schaltkreis mit induktiven Elementen | |
DE69909375D1 (de) | Integrierte Schaltungsanordnung | |
DE69819877D1 (de) | Elektronisches Mikrometer | |
DE59909275D1 (de) | Schaltungsanordnung mit Strom-Digital-Analog-Konvertern | |
DE69836625D1 (de) | Prüfen der funktionellen blöcke in einer integrierten halbleiterschaltung | |
DE1100202T1 (de) | Entschachtelungsschaltung | |
DE69923380D1 (de) | Mit Hilfe komplementärer Busleitungen gesicherte integrierte Schaltkreisanordnung | |
DK26798A (da) | Elektrisk kredsløb | |
DE69912101D1 (de) | Schaltungsanordnung | |
DE69941077D1 (de) | Integrierte Schaltung mit besonderer Anordnung der Verbindungsleiter | |
DE60030391D1 (de) | Halbleiterschaltung mit Prüfungsfähigkeit | |
DE69909399D1 (de) | Integrierte schaltung mit einem oszillator | |
DE59913873D1 (de) | Fuselatch-Schaltung | |
DE1130865T1 (de) | Addierschaltung mit scheinfehlern | |
DK0987554T3 (da) | Målekredslöb | |
NO991216D0 (no) | Elektrisk kopling | |
DE69933606D1 (de) | Durchverbindungsschaltung |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8339 | Ceased/non-payment of the annual fee |