DE69723904D1 - Einrichtung und Verfahren für Fehlerkorrekturkodierung für STM-N-Signale - Google Patents
Einrichtung und Verfahren für Fehlerkorrekturkodierung für STM-N-SignaleInfo
- Publication number
- DE69723904D1 DE69723904D1 DE69723904T DE69723904T DE69723904D1 DE 69723904 D1 DE69723904 D1 DE 69723904D1 DE 69723904 T DE69723904 T DE 69723904T DE 69723904 T DE69723904 T DE 69723904T DE 69723904 D1 DE69723904 D1 DE 69723904D1
- Authority
- DE
- Germany
- Prior art keywords
- stm
- signals
- error correction
- correction coding
- coding
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0056—Systems characterized by the type of code used
- H04L1/0057—Block codes
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/14—Monitoring arrangements
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0045—Arrangements at the receiver end
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J2203/00—Aspects of optical multiplex systems other than those covered by H04J14/05 and H04J14/07
- H04J2203/0001—Provisions for broadband connections in integrated services digital network using frames of the Optical Transport Network [OTN] or using synchronous transfer mode [STM], e.g. SONET, SDH
- H04J2203/0057—Operations, administration and maintenance [OAM]
- H04J2203/006—Fault tolerance and recovery
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J2203/00—Aspects of optical multiplex systems other than those covered by H04J14/05 and H04J14/07
- H04J2203/0001—Provisions for broadband connections in integrated services digital network using frames of the Optical Transport Network [OTN] or using synchronous transfer mode [STM], e.g. SONET, SDH
- H04J2203/0089—Multiplexing, e.g. coding, scrambling, SONET
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0041—Arrangements at the transmitter end
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Detection And Prevention Of Errors In Transmission (AREA)
- Error Detection And Correction (AREA)
- Time-Division Multiplex Systems (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP09671196A JP3710198B2 (ja) | 1996-04-18 | 1996-04-18 | Stm−n信号の誤り訂正符号化・復号化方法、stm−n信号の誤り訂正符号化回路及びstm−n信号の誤り訂正復号化回路 |
JP9671196 | 1996-04-18 |
Publications (2)
Publication Number | Publication Date |
---|---|
DE69723904D1 true DE69723904D1 (de) | 2003-09-11 |
DE69723904T2 DE69723904T2 (de) | 2004-02-26 |
Family
ID=14172343
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE69723904T Expired - Lifetime DE69723904T2 (de) | 1996-04-18 | 1997-04-18 | Einrichtung und Verfahren für Fehlerkorrekturkodierung für STM-N-Signale |
Country Status (4)
Country | Link |
---|---|
US (1) | US5930273A (de) |
EP (1) | EP0802647B1 (de) |
JP (1) | JP3710198B2 (de) |
DE (1) | DE69723904T2 (de) |
Families Citing this family (51)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3234130B2 (ja) * | 1995-05-30 | 2001-12-04 | 三菱電機株式会社 | 誤り訂正符号復号化方法およびこの方法を用いる回路 |
EP0976213A2 (de) * | 1997-04-25 | 2000-02-02 | Siemens Aktiengesellschaft | Verfahren zur gesicherten datenübertragung in synchronen übertragungssystemen |
KR19990043119A (ko) * | 1997-11-28 | 1999-06-15 | 이계철 | 데이터 통신 채널의 클럭 발생 장치 |
US6895018B1 (en) * | 1998-07-28 | 2005-05-17 | Nortel Networks Limited | Method and system for improved sonet data communications channel |
US6683855B1 (en) * | 1998-08-31 | 2004-01-27 | Lucent Technologies Inc. | Forward error correction for high speed optical transmission systems |
JP3922819B2 (ja) * | 1998-09-21 | 2007-05-30 | 富士通株式会社 | 誤り訂正方法及び装置 |
JP3573988B2 (ja) * | 1998-12-28 | 2004-10-06 | 富士通株式会社 | 誤り訂正方法及び伝送装置 |
US6690884B1 (en) | 1999-02-19 | 2004-02-10 | Corvis Corporation | Optical transmission systems including error correction and protection apparatuses and methods |
JP3841990B2 (ja) * | 1999-12-07 | 2006-11-08 | 三菱電機株式会社 | Fecフレーム構成方法およびfec多重化装置 |
US20020104053A1 (en) * | 2000-12-15 | 2002-08-01 | Mike Lei | In-band FEC encoder for sonet |
US20020104059A1 (en) * | 2000-12-15 | 2002-08-01 | Clara Baroncelli | In-band FEC syndrome computation for SONET |
US20020116679A1 (en) * | 2000-12-15 | 2002-08-22 | Mike Lei | In-band FEC decoder for sonet |
US20020120902A1 (en) * | 2001-02-23 | 2002-08-29 | Alcatel | Method and system for frame synchronous forward error correction |
US6990624B2 (en) * | 2001-10-12 | 2006-01-24 | Agere Systems Inc. | High speed syndrome-based FEC encoder and decoder and system using same |
US7539800B2 (en) | 2004-07-30 | 2009-05-26 | International Business Machines Corporation | System, method and storage medium for providing segment level sparing |
US7389375B2 (en) | 2004-07-30 | 2008-06-17 | International Business Machines Corporation | System, method and storage medium for a multi-mode memory buffer device |
US7296129B2 (en) * | 2004-07-30 | 2007-11-13 | International Business Machines Corporation | System, method and storage medium for providing a serialized memory interface with a bus repeater |
US20060036826A1 (en) * | 2004-07-30 | 2006-02-16 | International Business Machines Corporation | System, method and storage medium for providing a bus speed multiplier |
US7441060B2 (en) * | 2004-10-29 | 2008-10-21 | International Business Machines Corporation | System, method and storage medium for providing a service interface to a memory system |
US7395476B2 (en) * | 2004-10-29 | 2008-07-01 | International Business Machines Corporation | System, method and storage medium for providing a high speed test interface to a memory subsystem |
US7356737B2 (en) * | 2004-10-29 | 2008-04-08 | International Business Machines Corporation | System, method and storage medium for testing a memory module |
US7331010B2 (en) * | 2004-10-29 | 2008-02-12 | International Business Machines Corporation | System, method and storage medium for providing fault detection and correction in a memory subsystem |
US7299313B2 (en) * | 2004-10-29 | 2007-11-20 | International Business Machines Corporation | System, method and storage medium for a memory subsystem command interface |
US7277988B2 (en) | 2004-10-29 | 2007-10-02 | International Business Machines Corporation | System, method and storage medium for providing data caching and data compression in a memory subsystem |
US7305574B2 (en) | 2004-10-29 | 2007-12-04 | International Business Machines Corporation | System, method and storage medium for bus calibration in a memory subsystem |
US7512762B2 (en) | 2004-10-29 | 2009-03-31 | International Business Machines Corporation | System, method and storage medium for a memory subsystem with positional read data latency |
JP4864395B2 (ja) * | 2005-09-13 | 2012-02-01 | 株式会社東芝 | 半導体記憶装置 |
US7478259B2 (en) | 2005-10-31 | 2009-01-13 | International Business Machines Corporation | System, method and storage medium for deriving clocks in a memory system |
US7685392B2 (en) | 2005-11-28 | 2010-03-23 | International Business Machines Corporation | Providing indeterminate read data latency in a memory system |
JP4722995B2 (ja) | 2006-04-28 | 2011-07-13 | 三菱電機株式会社 | 無線通信装置 |
US7636813B2 (en) * | 2006-05-22 | 2009-12-22 | International Business Machines Corporation | Systems and methods for providing remote pre-fetch buffers |
US7594055B2 (en) * | 2006-05-24 | 2009-09-22 | International Business Machines Corporation | Systems and methods for providing distributed technology independent memory controllers |
US7640386B2 (en) | 2006-05-24 | 2009-12-29 | International Business Machines Corporation | Systems and methods for providing memory modules with multiple hub devices |
US7584336B2 (en) * | 2006-06-08 | 2009-09-01 | International Business Machines Corporation | Systems and methods for providing data modification operations in memory subsystems |
US8024645B2 (en) * | 2006-06-29 | 2011-09-20 | Motorola Solutions, Inc. | Method for error detection in a decoded digital signal stream |
US7493439B2 (en) | 2006-08-01 | 2009-02-17 | International Business Machines Corporation | Systems and methods for providing performance monitoring in a memory system |
US7669086B2 (en) | 2006-08-02 | 2010-02-23 | International Business Machines Corporation | Systems and methods for providing collision detection in a memory system |
US7581073B2 (en) * | 2006-08-09 | 2009-08-25 | International Business Machines Corporation | Systems and methods for providing distributed autonomous power management in a memory system |
US7587559B2 (en) * | 2006-08-10 | 2009-09-08 | International Business Machines Corporation | Systems and methods for memory module power management |
US7490217B2 (en) | 2006-08-15 | 2009-02-10 | International Business Machines Corporation | Design structure for selecting memory busses according to physical memory organization information stored in virtual address translation tables |
US7539842B2 (en) | 2006-08-15 | 2009-05-26 | International Business Machines Corporation | Computer memory system for selecting memory buses according to physical memory organization information stored in virtual address translation tables |
US7870459B2 (en) | 2006-10-23 | 2011-01-11 | International Business Machines Corporation | High density high reliability memory module with power gating and a fault tolerant address and command bus |
US7477522B2 (en) * | 2006-10-23 | 2009-01-13 | International Business Machines Corporation | High density high reliability memory module with a fault tolerant address and command bus |
US20080148132A1 (en) * | 2006-10-26 | 2008-06-19 | Mavila Rajith K | Error detection and correction scheme for multi-level cell NAND flash |
US7721140B2 (en) | 2007-01-02 | 2010-05-18 | International Business Machines Corporation | Systems and methods for improving serviceability of a memory system |
US7606988B2 (en) | 2007-01-29 | 2009-10-20 | International Business Machines Corporation | Systems and methods for providing a dynamic memory bank page policy |
US7603526B2 (en) * | 2007-01-29 | 2009-10-13 | International Business Machines Corporation | Systems and methods for providing dynamic memory pre-fetch |
US8261165B2 (en) * | 2008-11-14 | 2012-09-04 | Silicon Laboratories Inc. | Multi-syndrome error correction circuit |
US20160112723A1 (en) * | 2014-10-17 | 2016-04-21 | Ross Video Limited | Transfer of video and related data over serial data interface (sdi) links |
US9967476B2 (en) | 2014-10-17 | 2018-05-08 | Ross Video Limited | Parallel video effects, mix trees, and related methods |
CN109766213B (zh) * | 2018-12-28 | 2022-09-06 | 上海微阱电子科技有限公司 | 一种基于汉明码实现数据纠错的存储器电路 |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0684712B1 (de) * | 1994-05-17 | 2005-05-04 | Nippon Telegraph And Telephone Corporation | Endgerät in SDH Netzwerken unter Verwendung fehlerkorrigierender Codes |
JP3421208B2 (ja) * | 1996-12-20 | 2003-06-30 | 沖電気工業株式会社 | ディジタル伝送システムおよび同期伝送装置におけるパス試験信号生成回路ならびにパス試験信号検査回路 |
-
1996
- 1996-04-18 JP JP09671196A patent/JP3710198B2/ja not_active Expired - Fee Related
-
1997
- 1997-04-14 US US08/834,106 patent/US5930273A/en not_active Expired - Lifetime
- 1997-04-18 EP EP97302665A patent/EP0802647B1/de not_active Expired - Lifetime
- 1997-04-18 DE DE69723904T patent/DE69723904T2/de not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
EP0802647A2 (de) | 1997-10-22 |
DE69723904T2 (de) | 2004-02-26 |
US5930273A (en) | 1999-07-27 |
EP0802647B1 (de) | 2003-08-06 |
EP0802647A3 (de) | 1999-01-20 |
JPH09284245A (ja) | 1997-10-31 |
JP3710198B2 (ja) | 2005-10-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69723904D1 (de) | Einrichtung und Verfahren für Fehlerkorrekturkodierung für STM-N-Signale | |
DE69132013D1 (de) | Verfahren für sprachquantisierung und fehlerkorrektur | |
DE69124999D1 (de) | Verfahren und gerät für anpassbare fehlerkorrektur | |
DE69732619D1 (de) | Verfahren zum Kodieren von digitalen Audiosignalen | |
DE69735538D1 (de) | Verfahren und system zur dynamischen erweiterung der funktionalitaet eines netz-browsers | |
DE69834783D1 (de) | System und Verfahren für Kanal-Qualitätsmessung | |
DE69732722D1 (de) | CVD Verfahren | |
EE04076B1 (et) | Seade ja meetod sidesignaalis esinevate perioodiliste mürakomponentide mahasurumiseks | |
DE69734913D1 (de) | Verfahren für reverse Transkription | |
DE69622614D1 (de) | Verfahren zur adaptiven Fehlerdiffusion | |
DE19881949T1 (de) | Verfahren zur Fehlerverhinderung für Multimedia | |
DE69828541D1 (de) | Geräte und Verfahren für Bildkodierung | |
ID19560A (id) | Suatu metode untuk pembuatan suatu komposisi pengeras | |
NO952282D0 (no) | Framgangsmåte og anordning for tetning av brönnmontasje | |
DE69737903D1 (de) | Verfahren und Vorrichtung für eine störungsfreie Umschaltung zwischen redundanten Signalen | |
DE69629986D1 (de) | Verfahren und Gerät zum Kodieren digitaler akustischer Signale | |
NO970726D0 (no) | Test-fremgangsmåte | |
DE69704880D1 (de) | Fehlererkennungsgerät und verfahren | |
DE69914767D1 (de) | Verfahren und vorrichtung zur fehlerkorrektur- codierung und decodierung | |
DE69738516D1 (de) | Verfahren und system für verbindungsherstellung | |
DE69726181D1 (de) | Verfahren zur digitalen positionsmessung | |
DE69727921D1 (de) | Verfahren und schnittsstellenschaltung für multiplex-kommunikation | |
DE69614101D1 (de) | Kodierverfahren für anregungsimpulsparameterfolgen | |
DE69716509D1 (de) | Verfahren und Vorrichtung zur Synchronisierungsfehlerkorrektion | |
DE69519956D1 (de) | Verfahren und Einrichtung zur Korrektur eines Stromsignals |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8327 | Change in the person/name/address of the patent owner |
Owner name: CANON KABUSHIKI KAISHA, TOKIO/TOKYO, JP |