DE69720157T2 - System und Verfahren zur Prüfung elektronischer Geräte - Google Patents

System und Verfahren zur Prüfung elektronischer Geräte

Info

Publication number
DE69720157T2
DE69720157T2 DE69720157T DE69720157T DE69720157T2 DE 69720157 T2 DE69720157 T2 DE 69720157T2 DE 69720157 T DE69720157 T DE 69720157T DE 69720157 T DE69720157 T DE 69720157T DE 69720157 T2 DE69720157 T2 DE 69720157T2
Authority
DE
Germany
Prior art keywords
electronic devices
testing electronic
testing
devices
electronic
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69720157T
Other languages
English (en)
Other versions
DE69720157D1 (de
Inventor
Royce G Jordan
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments Inc
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Inc filed Critical Texas Instruments Inc
Application granted granted Critical
Publication of DE69720157D1 publication Critical patent/DE69720157D1/de
Publication of DE69720157T2 publication Critical patent/DE69720157T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318555—Control logic
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318544—Scanning methods, algorithms and patterns
    • G01R31/318547—Data generators or compressors
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
    • G06F11/2215—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test error correction or detection circuits
DE69720157T 1996-12-17 1997-12-17 System und Verfahren zur Prüfung elektronischer Geräte Expired - Lifetime DE69720157T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US3442496P 1996-12-17 1996-12-17

Publications (2)

Publication Number Publication Date
DE69720157D1 DE69720157D1 (de) 2003-04-30
DE69720157T2 true DE69720157T2 (de) 2003-11-06

Family

ID=21876321

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69720157T Expired - Lifetime DE69720157T2 (de) 1996-12-17 1997-12-17 System und Verfahren zur Prüfung elektronischer Geräte

Country Status (7)

Country Link
US (1) US6058255A (de)
EP (1) EP0849678B1 (de)
JP (1) JPH10209376A (de)
KR (1) KR19980064249A (de)
DE (1) DE69720157T2 (de)
SG (1) SG53138A1 (de)
TW (1) TW359750B (de)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7590910B2 (en) * 1998-03-27 2009-09-15 Texas Instruments Incorporated Tap and linking module for scan access of multiple cores with IEEE 1149.1 test access ports
US6421812B1 (en) * 1997-06-10 2002-07-16 Altera Corporation Programming mode selection with JTAG circuits
US6804802B1 (en) * 2000-06-22 2004-10-12 Cypress Semiconductor Corp. JTAG instruction register and decoder for PLDS
US6846933B1 (en) * 2000-10-30 2005-01-25 The Board Of Trustees Of Wellesley College Antimycobacterial compounds and method for making the same
US7168032B2 (en) * 2000-12-15 2007-01-23 Intel Corporation Data synchronization for a test access port
JP4518790B2 (ja) * 2001-06-14 2010-08-04 富士通株式会社 半導体装置及びその制御方法
KR100413763B1 (ko) 2001-07-13 2003-12-31 삼성전자주식회사 탭드 코아 선택회로를 구비하는 반도체 집적회로
US6721923B2 (en) * 2002-02-20 2004-04-13 Agilent Technologies, Inc. System and method for generating integrated circuit boundary register description data
KR100488147B1 (ko) * 2002-05-22 2005-05-06 엘지전자 주식회사 평판 디스플레이 드라이브 칩 및 그의 테스트 방법
US6901344B2 (en) * 2003-02-11 2005-05-31 Hewlett-Packard Development Company, L.P. Apparatus and method for verification of system interconnect upon hot-plugging of electronic field replaceable units
US6948147B1 (en) * 2003-04-03 2005-09-20 Xilinx, Inc. Method and apparatus for configuring a programmable logic device using a master JTAG port
US7088091B2 (en) * 2003-08-14 2006-08-08 Intel Corporation Testing a multi-channel device
US7818640B1 (en) 2004-10-22 2010-10-19 Cypress Semiconductor Corporation Test system having a master/slave JTAG controller
CN113010344B (zh) 2019-12-19 2022-10-11 瑞昱半导体股份有限公司 联合测试工作组存取接口装置、主机端以及目标系统

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5517637A (en) * 1994-12-09 1996-05-14 Motorola, Inc. Method for testing a test architecture within a circuit
US5689516A (en) * 1996-06-26 1997-11-18 Xilinx, Inc. Reset circuit for a programmable logic device

Also Published As

Publication number Publication date
TW359750B (en) 1999-06-01
EP0849678B1 (de) 2003-03-26
EP0849678A2 (de) 1998-06-24
JPH10209376A (ja) 1998-08-07
KR19980064249A (ko) 1998-10-07
EP0849678A3 (de) 1999-07-21
SG53138A1 (en) 1998-09-28
DE69720157D1 (de) 2003-04-30
US6058255A (en) 2000-05-02

Similar Documents

Publication Publication Date Title
DE69629098D1 (de) Verfahren und Vorrichtung zur Belastungsprüfung
DE69633524D1 (de) Verfahren und Gerät zur Objekterfassung
DE69822687D1 (de) Vorrichtung und Verfahren zur Zusammenfassung
DE69736217D1 (de) Verfahren und Gerät zur Prüfung von Nachrichtübertragung
DE69731937D1 (de) Verfahren und vorrichtung zur datencodierung
DE69700993T2 (de) Verfahren und vorrichtung zur befestigung von bauelementen
DE69700087T2 (de) Gerät und Verfahren zur Signalanalyse
DE59710226D1 (de) Einrichtung und verfahren zur leckageerkennung
DE69834695D1 (de) Verfahren und Vorrichtung zur Datenkompression
DE69737845D1 (de) Gerät und Verfahren zur Bohrlochmessung
DE69630224D1 (de) Verfahren und einrichtung zur bestückung elektronischer bauteile
DE69731324D1 (de) Verfahren und Vorrichtung zur Datenübertragung
DE69737699D1 (de) Gerät und verfahren zur fft-berechnung
DE69819366D1 (de) Verfahren und vorrichtung zur verflüssigung
DE69717385T2 (de) Verfahren und System zur Speichereinrichtungsprüfung
DE69720157T2 (de) System und Verfahren zur Prüfung elektronischer Geräte
DE69730894D1 (de) Verfahren und Vorrichtung zur Fehlererkennung
DE69830474D1 (de) Verfahren und gerät zur fft-berechnung
DE69836805D1 (de) Gerät und verfahren zur bilderzeugung
DE69830967D1 (de) Verfahren und System zur Prüfung einer integrierten Schaltung
DE69830975D1 (de) Gerät und Verfahren zur Potential-messung
DE69828098D1 (de) Bezugspunktvorrichtung und Verfahren zur Inspektion der Ausrichtung
DE59700343D1 (de) Verfahren und Vorrichtung zur Weitergabe von Gegenständen
DE69725316D1 (de) Verfahren und einrichtung zur vakuum/unterdruckraffination
DE69724737D1 (de) Verfahren und Vorrichtung zur Prüfung von Speicherschaltungen

Legal Events

Date Code Title Description
8364 No opposition during term of opposition