DE69703389D1 - Multiprozessor unterbrechungssteuervorrichtung auf einen e/a bus - Google Patents

Multiprozessor unterbrechungssteuervorrichtung auf einen e/a bus

Info

Publication number
DE69703389D1
DE69703389D1 DE69703389T DE69703389T DE69703389D1 DE 69703389 D1 DE69703389 D1 DE 69703389D1 DE 69703389 T DE69703389 T DE 69703389T DE 69703389 T DE69703389 T DE 69703389T DE 69703389 D1 DE69703389 D1 DE 69703389D1
Authority
DE
Germany
Prior art keywords
bus
control device
interrupt control
multiprocessor interrupt
multiprocessor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69703389T
Other languages
English (en)
Other versions
DE69703389T2 (de
Inventor
D Gephardt
W Schmidt
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Advanced Micro Devices Inc
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Application granted granted Critical
Publication of DE69703389D1 publication Critical patent/DE69703389D1/de
Publication of DE69703389T2 publication Critical patent/DE69703389T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
DE69703389T 1996-05-17 1997-05-16 Multiprozessor unterbrechungssteuervorrichtung auf einen e/a bus Expired - Fee Related DE69703389T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/649,787 US5778236A (en) 1996-05-17 1996-05-17 Multiprocessing interrupt controller on I/O bus
PCT/US1997/008358 WO1997044738A1 (en) 1996-05-17 1997-05-16 Multiprocessing interrupt controller on i/o bus

Publications (2)

Publication Number Publication Date
DE69703389D1 true DE69703389D1 (de) 2000-11-30
DE69703389T2 DE69703389T2 (de) 2001-06-07

Family

ID=24606234

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69703389T Expired - Fee Related DE69703389T2 (de) 1996-05-17 1997-05-16 Multiprozessor unterbrechungssteuervorrichtung auf einen e/a bus

Country Status (4)

Country Link
US (1) US5778236A (de)
EP (1) EP0912943B1 (de)
DE (1) DE69703389T2 (de)
WO (1) WO1997044738A1 (de)

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5925115A (en) * 1997-03-10 1999-07-20 Vlsi Technology, Inc. Method and system for extending interrupt sources and implementing hardware based and software based prioritization of interrupts for an embedded processor
US6078976A (en) * 1997-06-24 2000-06-20 Matsushita Electric Industrial Co., Ltd. Bridge device that prevents decrease in the data transfer efficiency of buses
US5894587A (en) * 1997-06-30 1999-04-13 Sun Microsystems, Inc. Multiple bus bridge system for maintaining a complete order by delaying servicing interrupts while posting write requests
US6081867A (en) * 1998-05-20 2000-06-27 Sony Corporation Software configurable technique for prioritizing interrupts in a microprocessor-based system
US6701429B1 (en) 1998-12-03 2004-03-02 Telefonaktiebolaget Lm Ericsson(Publ) System and method of start-up in efficient way for multi-processor systems based on returned identification information read from pre-determined memory location
US6625679B1 (en) * 1999-04-19 2003-09-23 Hewlett-Packard Company Apparatus and method for converting interrupt transactions to interrupt signals to distribute interrupts to IA-32 processors
US6757762B1 (en) * 1999-10-29 2004-06-29 Unisys Corporation Multi-mode processor bus bridge
US6691193B1 (en) * 2000-10-18 2004-02-10 Sony Corporation Efficient bus utilization in a multiprocessor system by dynamically mapping memory addresses
US6801977B2 (en) * 2002-01-07 2004-10-05 International Business Machines Corporation Method and apparatus for passing messages through a bus-to-bus bridge while maintaining ordering
US20040095948A1 (en) * 2002-11-18 2004-05-20 Chang-Ming Lin Data return arbitration
US7340740B2 (en) * 2003-04-22 2008-03-04 International Business Machines Corporation Cooperatively multitasking in an interrupt free computing environment
EP1622009A1 (de) * 2004-07-27 2006-02-01 Texas Instruments Incorporated JSM-Architektur und Systeme
US7240137B2 (en) * 2004-08-26 2007-07-03 International Business Machines Corporation System and method for message delivery across a plurality of processors
US7941585B2 (en) * 2004-09-10 2011-05-10 Cavium Networks, Inc. Local scratchpad and data caching system
CN101903867B (zh) * 2007-12-17 2012-12-12 大陆-特韦斯贸易合伙股份公司及两合公司 存储器映射系统、请求控制器、多处理配置、中央中断请求控制器、用于控制存储器访问的装置、方法
US8244947B2 (en) * 2009-02-20 2012-08-14 Qualcomm Incorporated Methods and apparatus for resource sharing in a programmable interrupt controller
US8612659B1 (en) * 2010-12-14 2013-12-17 Vmware, Inc. Hardware interrupt arbitration in virtualized computer systems
EP2968649B1 (de) 2013-03-14 2016-07-20 KCI Licensing Inc. Kompressionsbandage mit integriertem dehnungsmesser

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4271468A (en) * 1979-11-06 1981-06-02 International Business Machines Corp. Multiprocessor mechanism for handling channel interrupts
US4495569A (en) * 1982-06-28 1985-01-22 Mitsubishi Denki Kabushiki Kaisha Interrupt control for multiprocessor system with storage data controlling processor interrupted by devices
US4967342A (en) * 1984-08-17 1990-10-30 Lent Robert S Data processing system having plurality of processors and channels controlled by plurality of system control programs through interrupt routing
IT1184553B (it) * 1985-05-07 1987-10-28 Honeywell Inf Systems Architettura di sistema a piu' processori
GB8815042D0 (en) * 1988-06-24 1988-08-03 Int Computers Ltd Data processing apparatus
KR940001878B1 (ko) * 1990-03-08 1994-03-10 가부시끼가이샤 히다찌세이사꾸쇼 멀티 프로세서시스템 및 인터럽션 제어장치
US5125093A (en) * 1990-08-14 1992-06-23 Nexgen Microsystems Interrupt control for multiprocessor computer system
JP2855298B2 (ja) * 1990-12-21 1999-02-10 インテル・コーポレーション 割込み要求の仲裁方法およびマルチプロセッサシステム
US5613128A (en) * 1990-12-21 1997-03-18 Intel Corporation Programmable multi-processor interrupt controller system with a processor integrated local interrupt controller
DE69223303T2 (de) * 1991-09-27 1998-06-18 Sun Microsystems Inc Verfahren und Gerät für die dynamische Zuweisung von unadressierten Unterbrechungen
US5437042A (en) * 1992-10-02 1995-07-25 Compaq Computer Corporation Arrangement of DMA, interrupt and timer functions to implement symmetrical processing in a multiprocessor computer system
US5367689A (en) * 1992-10-02 1994-11-22 Compaq Computer Corporation Apparatus for strictly ordered input/output operations for interrupt system integrity
US5590338A (en) * 1993-07-23 1996-12-31 Dell Usa, L.P. Combined multiprocessor interrupt controller and interprocessor communication mechanism
US5481725A (en) * 1993-08-03 1996-01-02 Intel Corporation Method for providing programmable interrupts for embedded hardware used with programmable interrupt controllers
US5506997A (en) * 1994-01-28 1996-04-09 Compaq Computer Corp. Device for mapping a set of interrupt signals generated on a first type bus to a set of interrupt signals defined by a second type bus and combing the mapped interrupt signals with a set of interrupt signals of the second type bus
US5535341A (en) * 1994-02-24 1996-07-09 Intel Corporation Apparatus and method for determining the status of data buffers in a bridge between two buses during a flush operation
US5555430A (en) * 1994-05-31 1996-09-10 Advanced Micro Devices Interrupt control architecture for symmetrical multiprocessing system
ATE245290T1 (de) * 1994-05-31 2003-08-15 Advanced Micro Devices Inc Unterbrechungssteuerungsgeräte in symmetrischen mehrprozessorsystemen
US5627962A (en) * 1994-12-30 1997-05-06 Compaq Computer Corporation Circuit for reassigning the power-on processor in a multiprocessing system
US5619706A (en) * 1995-03-02 1997-04-08 Intel Corporation Method and apparatus for switching between interrupt delivery mechanisms within a multi-processor system
US5623674A (en) * 1995-05-08 1997-04-22 Microsoft Corporation Method for determining steerable interrupt request lines used by PCMCIA controllers

Also Published As

Publication number Publication date
DE69703389T2 (de) 2001-06-07
WO1997044738A1 (en) 1997-11-27
US5778236A (en) 1998-07-07
EP0912943B1 (de) 2000-10-25
EP0912943A1 (de) 1999-05-06

Similar Documents

Publication Publication Date Title
DE69703389D1 (de) Multiprozessor unterbrechungssteuervorrichtung auf einen e/a bus
KR960701400A (ko) 계산기 시스템 내부에서 명령을 처리하는 장치
DE69836902D1 (de) Auf variable instruktionen eingestellter computer
DE69528206T2 (de) Cursor-Positionssteuerungsvorrichtung
DE69835864D1 (de) Druckverarbeitungsgerät mit Rechnersystem
DE69508183T2 (de) Steuerschaltungsvorrichtung
DE69521379D1 (de) Fehlererkennungseinrichtung für Regelungssysteme auf Microcontroller-Basis
DE69601813T2 (de) Fehlertolerante Rechnervorrichtung
DE69832836D1 (de) Arbitrierungssteuerungsgerät auf einem Mehrpunkt-Hochgeschindigkeits-Serienbus
DE69514163T2 (de) Elektronisches Steuerungssystem
DE69214337D1 (de) Unterbrechungssteuerungseinheit
DE69616245D1 (de) Datenprozessor mit Bussteuerung
DE69129844D1 (de) Bussteuervorrichtung
DE69606710T2 (de) Steuermodul für einen prozessor
FI940287A0 (fi) Järjestely tietokonejärjestelmää varten
DE29717591U1 (de) Cursorsteuervorrichtung für einen Computer
NO962013D0 (no) Databehandlingsanordning
DE59408490D1 (de) Elektronische steuereinrichtung
DE69807434T2 (de) Berührungsempfindliche steuerungsvorrichtung
DE69523387T2 (de) Unterbrechungssteuerungsvorrichtung
KR960020493U (ko) 선체의 주판취부장치
SE9302665L (sv) Anordning vid manöverenhet
ITRM960350A0 (it) Dispositivo per servo-frizione elettronica a controllo numerico.
UA1026S (uk) Пристрій програмного управління
KR950025679U (ko) 베사 로칼 버스상에서의 로칼 디바이스 신호 제어 회로

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee