DE69617404D1 - Durchführung von spekulativen systemspeicherauslesen - Google Patents

Durchführung von spekulativen systemspeicherauslesen

Info

Publication number
DE69617404D1
DE69617404D1 DE69617404T DE69617404T DE69617404D1 DE 69617404 D1 DE69617404 D1 DE 69617404D1 DE 69617404 T DE69617404 T DE 69617404T DE 69617404 T DE69617404 T DE 69617404T DE 69617404 D1 DE69617404 D1 DE 69617404D1
Authority
DE
Germany
Prior art keywords
read out
system memory
out speculative
speculative system
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69617404T
Other languages
English (en)
Other versions
DE69617404T2 (de
Inventor
M Dodd
Richard Malinowski
K Langendorf
R Hayek
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Publication of DE69617404D1 publication Critical patent/DE69617404D1/de
Application granted granted Critical
Publication of DE69617404T2 publication Critical patent/DE69617404T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4234—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus
    • G06F13/4239—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus with asynchronous protocol
DE69617404T 1995-12-28 1996-07-15 Durchführung von spekulativen systemspeicherauslesen Expired - Lifetime DE69617404T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/580,323 US5603010A (en) 1995-12-28 1995-12-28 Performing speculative system memory reads prior to decoding device code
PCT/US1996/011715 WO1997024672A1 (en) 1995-12-28 1996-07-15 Performing speculative system memory reads

Publications (2)

Publication Number Publication Date
DE69617404D1 true DE69617404D1 (de) 2002-01-10
DE69617404T2 DE69617404T2 (de) 2002-08-01

Family

ID=24320634

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69617404T Expired - Lifetime DE69617404T2 (de) 1995-12-28 1996-07-15 Durchführung von spekulativen systemspeicherauslesen

Country Status (8)

Country Link
US (1) US5603010A (de)
EP (1) EP0812437B1 (de)
JP (1) JP3732518B2 (de)
AU (1) AU6493696A (de)
DE (1) DE69617404T2 (de)
HK (1) HK1006235A1 (de)
TW (1) TW409206B (de)
WO (1) WO1997024672A1 (de)

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5926831A (en) * 1996-10-11 1999-07-20 International Business Machines Corporation Methods and apparatus for control of speculative memory accesses
US6148380A (en) * 1997-01-02 2000-11-14 Intel Corporation Method and apparatus for controlling data transfer between a synchronous DRAM-type memory and a system bus
US6493802B1 (en) 1998-06-18 2002-12-10 Compaq Information Technologies Group, L.P. Method and apparatus for performing speculative memory fills into a microprocessor
US6081874A (en) * 1998-09-29 2000-06-27 International Business Machines Corporation Non-uniform memory access (NUMA) data processing system that speculatively issues requests on a node interconnect
US6067603A (en) * 1998-10-01 2000-05-23 International Business Machines Corporation Non-uniform memory access (NUMA) data processing system that speculatively issues requests on a node interconnect
US6865652B1 (en) * 2000-06-02 2005-03-08 Advanced Micro Devices, Inc. FIFO with undo-push capability
US6888777B2 (en) * 2002-08-27 2005-05-03 Intel Corporation Address decode
US7159066B2 (en) * 2002-08-27 2007-01-02 Intel Corporation Precharge suggestion
US7120765B2 (en) * 2002-10-30 2006-10-10 Intel Corporation Memory transaction ordering
US7469316B2 (en) * 2003-02-10 2008-12-23 Intel Corporation Buffered writes and memory page control
US7480774B2 (en) * 2003-04-01 2009-01-20 International Business Machines Corporation Method for performing a command cancel function in a DRAM
US7076617B2 (en) * 2003-09-30 2006-07-11 Intel Corporation Adaptive page management
US7810013B2 (en) * 2006-06-30 2010-10-05 Intel Corporation Memory device that reflects back error detection signals
US7627804B2 (en) * 2006-06-30 2009-12-01 Intel Corporation Memory device with speculative commands to memory core
US9619382B2 (en) * 2013-08-19 2017-04-11 Intel Corporation Systems and methods for read request bypassing a last level cache that interfaces with an external fabric
US9632947B2 (en) 2013-08-19 2017-04-25 Intel Corporation Systems and methods for acquiring data for loads at different access times from hierarchical sources using a load queue as a temporary storage buffer and completing the load early
US9665468B2 (en) 2013-08-19 2017-05-30 Intel Corporation Systems and methods for invasive debug of a processor without processor execution of instructions
US9361227B2 (en) 2013-08-30 2016-06-07 Soft Machines, Inc. Systems and methods for faster read after write forwarding using a virtual address

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
IT1216087B (it) * 1988-03-15 1990-02-22 Honeywell Bull Spa Sistema di memoria con selezione predittiva di modulo.
CA2044487A1 (en) * 1990-06-15 1991-12-16 Michael E. Tullis Lookaside cache
US5353429A (en) * 1991-03-18 1994-10-04 Apple Computer, Inc. Cache memory systems that accesses main memory without wait states during cache misses, using a state machine and address latch in the memory controller

Also Published As

Publication number Publication date
JP3732518B2 (ja) 2006-01-05
EP0812437A4 (de) 1999-01-13
EP0812437A1 (de) 1997-12-17
TW409206B (en) 2000-10-21
EP0812437B1 (de) 2001-11-28
DE69617404T2 (de) 2002-08-01
HK1006235A1 (en) 1999-02-19
AU6493696A (en) 1997-07-28
US5603010A (en) 1997-02-11
WO1997024672A1 (en) 1997-07-10
JPH11501750A (ja) 1999-02-09

Similar Documents

Publication Publication Date Title
DE69827714D1 (de) Assoziativspeichersystem
DE69609862T2 (de) Datenbasiszugriff
DE69625583D1 (de) Datenformleser
DE69625884T2 (de) Informationswiederauffindungssystem
DE69427334D1 (de) Direktspeicherzugriffssteuerung
DE69334149D1 (de) Speicherkarte
DE69515951T2 (de) Speicherkarte
DE69617404T2 (de) Durchführung von spekulativen systemspeicherauslesen
DE69800428D1 (de) Informationsverarbeitungssystemarchitektur
DE69621985D1 (de) Speicherchiparchitektur
DE69622806D1 (de) Informationslesegerät
DE69632108D1 (de) Informationsauslesegerät
NO955337D0 (no) Optisk minneelement
DE69621404T2 (de) System zum Vorlesen von Text
DE69513892D1 (de) Speicherkarte
DE69427512D1 (de) Direktspeicherzugriffssteuerung
DE69616626D1 (de) Direktspeicherzugriffssteuerung
DE69622608D1 (de) Informationsprozessor
DE69417077D1 (de) Festwertspeicher
DE69633104D1 (de) Datenspeichersystem
KR960024608U (ko) 메모리 분리형 메인보드 시스템
DE29513646U1 (de) Zugangskarte
DE29519277U1 (de) Speicherschaltungsanordnung
KR950021951U (ko) 메모리 억세스 제어 시스템
DE29515576U1 (de) Bestellkarte

Legal Events

Date Code Title Description
8364 No opposition during term of opposition