HK1006235A1 - Performing speculative system memory reads - Google Patents

Performing speculative system memory reads

Info

Publication number
HK1006235A1
HK1006235A1 HK98105419A HK98105419A HK1006235A1 HK 1006235 A1 HK1006235 A1 HK 1006235A1 HK 98105419 A HK98105419 A HK 98105419A HK 98105419 A HK98105419 A HK 98105419A HK 1006235 A1 HK1006235 A1 HK 1006235A1
Authority
HK
Hong Kong
Prior art keywords
system memory
memory reads
performing speculative
speculative system
reads
Prior art date
Application number
HK98105419A
Other languages
English (en)
Inventor
James M Dodd
Richard Malinowski
Brian K Langendorf
George R Hayek
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Publication of HK1006235A1 publication Critical patent/HK1006235A1/xx

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4234—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus
    • G06F13/4239—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus with asynchronous protocol

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
HK98105419A 1995-12-28 1998-06-16 Performing speculative system memory reads HK1006235A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/580,323 US5603010A (en) 1995-12-28 1995-12-28 Performing speculative system memory reads prior to decoding device code
PCT/US1996/011715 WO1997024672A1 (en) 1995-12-28 1996-07-15 Performing speculative system memory reads

Publications (1)

Publication Number Publication Date
HK1006235A1 true HK1006235A1 (en) 1999-02-19

Family

ID=24320634

Family Applications (1)

Application Number Title Priority Date Filing Date
HK98105419A HK1006235A1 (en) 1995-12-28 1998-06-16 Performing speculative system memory reads

Country Status (8)

Country Link
US (1) US5603010A (xx)
EP (1) EP0812437B1 (xx)
JP (1) JP3732518B2 (xx)
AU (1) AU6493696A (xx)
DE (1) DE69617404T2 (xx)
HK (1) HK1006235A1 (xx)
TW (1) TW409206B (xx)
WO (1) WO1997024672A1 (xx)

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5926831A (en) * 1996-10-11 1999-07-20 International Business Machines Corporation Methods and apparatus for control of speculative memory accesses
US6148380A (en) * 1997-01-02 2000-11-14 Intel Corporation Method and apparatus for controlling data transfer between a synchronous DRAM-type memory and a system bus
US6493802B1 (en) 1998-06-18 2002-12-10 Compaq Information Technologies Group, L.P. Method and apparatus for performing speculative memory fills into a microprocessor
US6081874A (en) * 1998-09-29 2000-06-27 International Business Machines Corporation Non-uniform memory access (NUMA) data processing system that speculatively issues requests on a node interconnect
US6067603A (en) * 1998-10-01 2000-05-23 International Business Machines Corporation Non-uniform memory access (NUMA) data processing system that speculatively issues requests on a node interconnect
US6865652B1 (en) * 2000-06-02 2005-03-08 Advanced Micro Devices, Inc. FIFO with undo-push capability
US6888777B2 (en) * 2002-08-27 2005-05-03 Intel Corporation Address decode
US7159066B2 (en) * 2002-08-27 2007-01-02 Intel Corporation Precharge suggestion
US7120765B2 (en) * 2002-10-30 2006-10-10 Intel Corporation Memory transaction ordering
US7469316B2 (en) * 2003-02-10 2008-12-23 Intel Corporation Buffered writes and memory page control
US7480774B2 (en) * 2003-04-01 2009-01-20 International Business Machines Corporation Method for performing a command cancel function in a DRAM
US7076617B2 (en) * 2003-09-30 2006-07-11 Intel Corporation Adaptive page management
US7810013B2 (en) * 2006-06-30 2010-10-05 Intel Corporation Memory device that reflects back error detection signals
US7627804B2 (en) * 2006-06-30 2009-12-01 Intel Corporation Memory device with speculative commands to memory core
US9619382B2 (en) * 2013-08-19 2017-04-11 Intel Corporation Systems and methods for read request bypassing a last level cache that interfaces with an external fabric
US9665468B2 (en) 2013-08-19 2017-05-30 Intel Corporation Systems and methods for invasive debug of a processor without processor execution of instructions
US9632947B2 (en) 2013-08-19 2017-04-25 Intel Corporation Systems and methods for acquiring data for loads at different access times from hierarchical sources using a load queue as a temporary storage buffer and completing the load early
US9361227B2 (en) 2013-08-30 2016-06-07 Soft Machines, Inc. Systems and methods for faster read after write forwarding using a virtual address

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
IT1216087B (it) * 1988-03-15 1990-02-22 Honeywell Bull Spa Sistema di memoria con selezione predittiva di modulo.
CA2044487A1 (en) * 1990-06-15 1991-12-16 Michael E. Tullis Lookaside cache
US5353429A (en) * 1991-03-18 1994-10-04 Apple Computer, Inc. Cache memory systems that accesses main memory without wait states during cache misses, using a state machine and address latch in the memory controller

Also Published As

Publication number Publication date
DE69617404D1 (de) 2002-01-10
AU6493696A (en) 1997-07-28
JPH11501750A (ja) 1999-02-09
EP0812437A4 (en) 1999-01-13
DE69617404T2 (de) 2002-08-01
EP0812437B1 (en) 2001-11-28
US5603010A (en) 1997-02-11
TW409206B (en) 2000-10-21
EP0812437A1 (en) 1997-12-17
JP3732518B2 (ja) 2006-01-05
WO1997024672A1 (en) 1997-07-10

Similar Documents

Publication Publication Date Title
GB9614551D0 (en) Memory system
GB2298166B (en) Data entry system
HUP9900340A3 (en) Reading aid
GB2314182B (en) Executing applications in place from memory
DE69626296D1 (en) Digitales breitband-crossconnect system
EP0863856A4 (en) IMPROVED COMPOSTING SYSTEM
HK1006235A1 (en) Performing speculative system memory reads
EP0861399A4 (en) BLINDING SYSTEM FOR PIPES
IL124818A0 (en) Telecomunication system
GB2308470B (en) Program memory scheme for processors
HUP9801221A3 (en) Conditional expression system
GB2299074B (en) Storage system
EP0870987A4 (en) DESODORIZATION SYSTEM
GB9802841D0 (en) Refulling system
GB9521977D0 (en) Cache memory
GB9508657D0 (en) Confined space telecommuncation system
GB2325073B (en) Data entry system
GB9411274D0 (en) Memory system
GB9521955D0 (en) Cache memory
GB9309167D0 (en) Memory system
GB9504253D0 (en) Study system
GB9614603D0 (en) Memory system
EP0821767A4 (en) RETENTION ELEMENT
GB9516809D0 (en) Needlebar positiioning system
PL305830A1 (en) Memory simulator system

Legal Events

Date Code Title Description
PF Patent in force
PC Patent ceased (i.e. patent has lapsed due to the failure to pay the renewal fee)

Effective date: 20100715