DE69615327T2 - Logische Adressbusarchitektur für Mehrprozessorsysteme - Google Patents

Logische Adressbusarchitektur für Mehrprozessorsysteme

Info

Publication number
DE69615327T2
DE69615327T2 DE69615327T DE69615327T DE69615327T2 DE 69615327 T2 DE69615327 T2 DE 69615327T2 DE 69615327 T DE69615327 T DE 69615327T DE 69615327 T DE69615327 T DE 69615327T DE 69615327 T2 DE69615327 T2 DE 69615327T2
Authority
DE
Germany
Prior art keywords
logical address
address bus
bus architecture
multiprocessor systems
multiprocessor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69615327T
Other languages
English (en)
Other versions
DE69615327D1 (de
Inventor
Randall Clay Itskin
Pescatore, Jr
David Brian Ruth
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of DE69615327D1 publication Critical patent/DE69615327D1/de
Application granted granted Critical
Publication of DE69615327T2 publication Critical patent/DE69615327T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
    • G06F13/364—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control using independent requests or grants, e.g. using separated request and grant lines
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
    • G06F13/1652—Handling requests for interconnection or transfer for access to memory bus based on arbitration in a multiprocessor architecture
    • G06F13/1663—Access to shared memory
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/167—Interprocessor communication using a common memory, e.g. mailbox

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Software Systems (AREA)
  • Bus Control (AREA)
  • Multi Processors (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • Small-Scale Networks (AREA)
DE69615327T 1995-12-18 1996-11-22 Logische Adressbusarchitektur für Mehrprozessorsysteme Expired - Fee Related DE69615327T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US08/573,683 US5754865A (en) 1995-12-18 1995-12-18 Logical address bus architecture for multiple processor systems

Publications (2)

Publication Number Publication Date
DE69615327D1 DE69615327D1 (de) 2001-10-25
DE69615327T2 true DE69615327T2 (de) 2002-07-04

Family

ID=24292987

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69615327T Expired - Fee Related DE69615327T2 (de) 1995-12-18 1996-11-22 Logische Adressbusarchitektur für Mehrprozessorsysteme

Country Status (6)

Country Link
US (1) US5754865A (de)
EP (1) EP0780774B1 (de)
JP (1) JP3259260B2 (de)
KR (1) KR100222364B1 (de)
DE (1) DE69615327T2 (de)
TW (1) TW493124B (de)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1991013197A1 (en) * 1990-02-21 1991-09-05 E.I. Du Pont De Nemours And Company Improvements in interlacing apparatus
KR100296801B1 (ko) * 1998-07-28 2001-10-26 윤종용 세탁기용펄세이터
US6374318B1 (en) 1998-10-16 2002-04-16 Dell Usa, L.P. Filter-circuit for computer system bus
CN1196065C (zh) * 1999-02-23 2005-04-06 株式会社日立制作所 集成电路和使用它的信息处理装置
US20060174052A1 (en) * 2005-02-02 2006-08-03 Nobukazu Kondo Integrated circuit and information processing device
US6622233B1 (en) * 1999-03-31 2003-09-16 Star Bridge Systems, Inc. Hypercomputer
US6704820B1 (en) * 2000-02-18 2004-03-09 Hewlett-Packard Development Company, L.P. Unified cache port consolidation
US20030074506A1 (en) * 2001-10-16 2003-04-17 International Business Machines Corporation Extending processors from two-way to four-way configuration
KR20030037652A (ko) * 2001-11-07 2003-05-14 엘지전자 주식회사 그룹 중재를 이용한 버스 중재 시스템 및 방법
WO2004107180A1 (ja) * 2003-05-30 2004-12-09 Fujitsu Limited マルチプロセッサシステム
EP1652096A1 (de) * 2003-07-30 2006-05-03 Koninklijke Philips Electronics N.V. Integrierte schaltung mit dynamischer kommunikaitons-dienstauswahl
KR100618817B1 (ko) * 2003-12-17 2006-08-31 삼성전자주식회사 소비 전력을 절감시키는 ａｍｂａ 버스 구조 시스템 및 그방법
US7185175B2 (en) * 2004-01-14 2007-02-27 International Business Machines Corporation Configurable bi-directional bus for communicating between autonomous units
JP4755050B2 (ja) 2006-08-18 2011-08-24 富士通株式会社 データ処理装置、モード管理装置、及びモード管理方法
JP2009026135A (ja) * 2007-07-20 2009-02-05 Nec Electronics Corp マルチプロセッサ装置
JP2009026136A (ja) * 2007-07-20 2009-02-05 Nec Electronics Corp マルチプロセッサ装置
US8438301B2 (en) * 2007-09-24 2013-05-07 Microsoft Corporation Automatic bit rate detection and throttling
US8625407B2 (en) * 2010-09-14 2014-01-07 Force10 Networks, Inc. Highly available virtual packet network device
US9465766B1 (en) * 2013-10-29 2016-10-11 Xilinx, Inc. Isolation interface for master-slave communication protocols
FR3097987A1 (fr) * 2019-06-26 2021-01-01 STMicroelectronics (Alps) SAS Procede d’adressage d’un circuit integre sur un bus et dispositif correspondant

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4130864A (en) * 1976-10-29 1978-12-19 Westinghouse Electric Corp. Priority selection circuit for multiported central functional unit with automatic priority reduction on excessive port request
US4253146A (en) * 1978-12-21 1981-02-24 Burroughs Corporation Module for coupling computer-processors
US4449183A (en) * 1979-07-09 1984-05-15 Digital Equipment Corporation Arbitration scheme for a multiported shared functional device for use in multiprocessing systems
DE3328405A1 (de) * 1983-08-05 1985-02-21 Siemens AG, 1000 Berlin und 8000 München Steuerorgane eines fehlertoleranten mehrrechnersystems
US4896256A (en) * 1986-05-14 1990-01-23 Kabushiki Kaisha Toshiba Linking interface system using plural controllable bidirectional bus ports for intercommunication amoung split-bus intracommunication subsystems
US5235684A (en) * 1988-06-30 1993-08-10 Wang Laboratories, Inc. System bus having multiplexed command/id and data
EP0860780A3 (de) * 1990-03-02 1999-06-30 Fujitsu Limited Bussteuerungssystem in einem Multiprozessorsystem
US5555425A (en) * 1990-03-07 1996-09-10 Dell Usa, L.P. Multi-master bus arbitration system in which the address and data lines of the bus may be separately granted to individual masters
AU636739B2 (en) * 1990-06-29 1993-05-06 Digital Equipment Corporation High speed bus system
US5237567A (en) * 1990-10-31 1993-08-17 Control Data Systems, Inc. Processor communication bus
US5191649A (en) * 1990-12-21 1993-03-02 Intel Corporation Multiprocessor computer system with data bus and ordered and out-of-order split data transactions
US5261109A (en) * 1990-12-21 1993-11-09 Intel Corporation Distributed arbitration method and apparatus for a computer bus using arbitration groups
US5282272A (en) * 1990-12-21 1994-01-25 Intel Corporation Interrupt distribution scheme for a computer bus
US5471588A (en) * 1992-11-25 1995-11-28 Zilog, Inc. Technique and circuit for providing two or more processors with time multiplexed access to a shared system resource
SE500940C2 (sv) * 1993-02-10 1994-10-03 Ellemtel Utvecklings Ab Sätt och system för att i ett distribuerat operativsystem demontera en kedja av sammanlänkade processer
US5388247A (en) * 1993-05-14 1995-02-07 Digital Equipment Corporation History buffer control to reduce unnecessary allocations in a memory stream buffer
US5528766A (en) * 1994-03-24 1996-06-18 Hewlett-Packard Company Multiple arbitration scheme
US5555430A (en) * 1994-05-31 1996-09-10 Advanced Micro Devices Interrupt control architecture for symmetrical multiprocessing system

Also Published As

Publication number Publication date
DE69615327D1 (de) 2001-10-25
TW493124B (en) 2002-07-01
KR100222364B1 (ko) 1999-10-01
EP0780774B1 (de) 2001-09-19
US5754865A (en) 1998-05-19
JPH09179838A (ja) 1997-07-11
KR970049639A (ko) 1997-07-29
JP3259260B2 (ja) 2002-02-25
EP0780774A1 (de) 1997-06-25

Similar Documents

Publication Publication Date Title
DE69615327D1 (de) Logische Adressbusarchitektur für Mehrprozessorsysteme
DE69628609D1 (de) Distribuiertes Pipeline-Busarbitrierungssystem
DE69426708D1 (de) Adressübersetzung für massivparallele rechnersysteme
DE69423056D1 (de) Arbitrierungslogik für Mehrfachbus-Rechnersystem
DE69517086D1 (de) Eingabesystem für Winkelinformation
DE69637069D1 (de) Computersystem für Fahrzeuge
DE69412027T2 (de) Befestigungssystem für Autoscheinwerfer
DE59509865D1 (de) Scheinwerfer für Fahrzeuge
DE69624633T2 (de) Navigationssystem für Fahrzeuge
DE69628904D1 (de) Navigationssystem für Fahrzeuge
DE69625990T2 (de) Verarbeitungssystem für Musikinformation
KR970700879A (ko) 멀티프로세서 시스템에서 버스의 병렬 액세스를 위한 신호화 프로토콜(improved signaling protocol for concurrent bus access in a multiprocessor system)
DE69627453D1 (de) Rechnersystem für Karaoke
DE69411366T2 (de) Aufhängungssystem für fahrzeugfronträder
DE69632634D1 (de) Arbitrierungseinheit zum Multiprozessorsystembuszugriff mit Wiederholungsfähigkeit
DE69627247D1 (de) Zündungsanlage für Flügkörper
DE69721891D1 (de) Deterministisches Kohärenzprotokoll für verteilten Multicache-Speicher
DE69432587D1 (de) Verzögerungsleitungsseparator für datenbus
DE69620084D1 (de) Navigationssystem für Fahrzeuge
DE69617853T2 (de) Bearbeitungssystem für Musikdaten
DE69527634D1 (de) Rechner-Cachespeichersystem
DE69717232T2 (de) Fehlertolerantes Bussystem
DE59409273D1 (de) Datenbussystem
DE69621263D1 (de) Verteilter Datencachespeicher für Multiprozessorsystem mit Cachespeicher
DE59508006D1 (de) Scheinwerfer für Fahrzeuge

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee