DE69427601D1 - Paralleldatenübertragungsschaltung - Google Patents
ParalleldatenübertragungsschaltungInfo
- Publication number
- DE69427601D1 DE69427601D1 DE69427601T DE69427601T DE69427601D1 DE 69427601 D1 DE69427601 D1 DE 69427601D1 DE 69427601 T DE69427601 T DE 69427601T DE 69427601 T DE69427601 T DE 69427601T DE 69427601 D1 DE69427601 D1 DE 69427601D1
- Authority
- DE
- Germany
- Prior art keywords
- data transmission
- transmission circuit
- parallel data
- parallel
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/3004—Arrangements for executing specific machine instructions to perform operations on memory
- G06F9/30043—LOAD or STORE instructions; Clear instruction
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4004—Coupling between buses
- G06F13/4009—Coupling between buses with data restructuring
- G06F13/4018—Coupling between buses with data restructuring with data-width conversion
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Software Systems (AREA)
- Computer Hardware Design (AREA)
- Communication Control (AREA)
- Information Transfer Systems (AREA)
- Multi Processors (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5038530A JPH0744586B2 (ja) | 1993-02-26 | 1993-02-26 | パラレルデータ転送回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
DE69427601D1 true DE69427601D1 (de) | 2001-08-09 |
DE69427601T2 DE69427601T2 (de) | 2002-05-08 |
Family
ID=12527841
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE69427601T Expired - Lifetime DE69427601T2 (de) | 1993-02-26 | 1994-02-25 | Paralleldatenübertragungsschaltung |
Country Status (6)
Country | Link |
---|---|
US (1) | US5416745A (de) |
EP (1) | EP0613091B1 (de) |
JP (1) | JPH0744586B2 (de) |
CN (1) | CN1052084C (de) |
CA (1) | CA2116284C (de) |
DE (1) | DE69427601T2 (de) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6263401B1 (en) * | 1997-09-30 | 2001-07-17 | Institute For The Development Of Emerging Architectures, L.L.C. | Method and apparatus for transferring data between a register stack and a memory resource |
DE19934500C2 (de) * | 1999-07-22 | 2001-10-31 | Infineon Technologies Ag | Synchroner integrierter Speicher |
US7404112B2 (en) * | 2003-05-09 | 2008-07-22 | Hewlett-Packard Development Company, L.P. | Data selection circuit for performance counter |
US7676530B2 (en) | 2004-06-03 | 2010-03-09 | Hewlett-Packard Development Company, L.P. | Duration minimum and maximum circuit for performance counter |
CN116701044A (zh) * | 2022-02-24 | 2023-09-05 | 长鑫存储技术有限公司 | 数据传输电路与数据传输方法 |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58195265A (ja) * | 1982-05-10 | 1983-11-14 | Sony Corp | マイクロコンピユ−タ |
JPS6232748A (ja) * | 1985-08-05 | 1987-02-12 | Mitsubishi Electric Corp | デ−タ転送装置 |
JPS6249735A (ja) * | 1985-08-29 | 1987-03-04 | Fuji Electric Co Ltd | 伝送誤り制御方式 |
JPS63255760A (ja) * | 1987-04-14 | 1988-10-24 | Mitsubishi Electric Corp | 制御システム |
JPH01106158A (ja) * | 1987-10-19 | 1989-04-24 | Hitachi Ltd | プロセツサ間のデータ通信制御方式 |
JPH01238338A (ja) * | 1988-03-18 | 1989-09-22 | Matsushita Electric Ind Co Ltd | 信号処理回路 |
US5257237A (en) * | 1989-05-16 | 1993-10-26 | International Business Machines Corporation | SAM data selection on dual-ported DRAM devices |
JPH03132857A (ja) * | 1989-10-19 | 1991-06-06 | Hitachi Seiko Ltd | 複数cpu間データ転送回路 |
JPH04192809A (ja) * | 1990-11-27 | 1992-07-13 | Kawasaki Steel Corp | プログラマブル集積回路 |
-
1993
- 1993-02-26 JP JP5038530A patent/JPH0744586B2/ja not_active Expired - Fee Related
-
1994
- 1994-02-23 US US08/200,504 patent/US5416745A/en not_active Expired - Lifetime
- 1994-02-23 CA CA002116284A patent/CA2116284C/en not_active Expired - Fee Related
- 1994-02-25 DE DE69427601T patent/DE69427601T2/de not_active Expired - Lifetime
- 1994-02-25 EP EP94301362A patent/EP0613091B1/de not_active Expired - Lifetime
- 1994-02-26 CN CN94103285A patent/CN1052084C/zh not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
DE69427601T2 (de) | 2002-05-08 |
JPH0744586B2 (ja) | 1995-05-15 |
US5416745A (en) | 1995-05-16 |
EP0613091B1 (de) | 2001-07-04 |
CN1098528A (zh) | 1995-02-08 |
EP0613091A2 (de) | 1994-08-31 |
CA2116284C (en) | 1997-10-07 |
CA2116284A1 (en) | 1994-08-27 |
JPH06252981A (ja) | 1994-09-09 |
CN1052084C (zh) | 2000-05-03 |
EP0613091A3 (de) | 1996-09-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69428570D1 (de) | Übertragungsschaltung | |
DE69404726T2 (de) | Schnittstellenschaltung | |
DE69328913T2 (de) | Seriendatenübertragungsanordnung | |
DE69819581D1 (de) | Seriendatenübertragungsschaltung | |
DE69410836T2 (de) | Schaltkreis | |
DE69221046T2 (de) | Datenübertragungsverfahren | |
DE69423646T2 (de) | Sendersynchronisierte datenübertragungsanordnung | |
DE69427601D1 (de) | Paralleldatenübertragungsschaltung | |
DE69227865D1 (de) | Datenübertragungseinheit | |
KR940021163U (ko) | 데이타 전송 회로 | |
KR960002781U (ko) | 브이엠이(vme) 데이타 전송회로 | |
KR960018630U (ko) | 직렬 데이터 전송 회로 | |
KR940006234U (ko) | 직렬 데이타 전송회로 | |
DE9314399U1 (de) | Signalgesteuerter Schaltungsanordnung | |
KR950007489U (ko) | 데이타 비교회로 | |
KR950021813U (ko) | 데이타 비교회로 | |
KR940013359U (ko) | 양방향 병렬 데이타 전송회로 | |
DE69313257T2 (de) | Schaltung | |
FI956017A0 (fi) | Pehmeä kytkentäpiiri | |
KR940013353U (ko) | 병렬데이타 비교회로 | |
KR960006594U (ko) | 데이타 전송 제어회로 | |
KR970006899U (ko) | 데이터 입력회로 | |
KR960009455U (ko) | 데이타 입력 유무감지회로 | |
KR950028883U (ko) | 비동기 데이타 전송회로 | |
KR960029535U (ko) | 데이타 유실 방지회로 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition |