DE69411346T2 - Schaltung zur Anzeige der Phasenverhältnisse zwischen mehreren Signalen mit gleicher Frequenz und ihre Anwendung in einer Schaltung zur Korrektur der Phasen zwischen diesen Signalen - Google Patents
Schaltung zur Anzeige der Phasenverhältnisse zwischen mehreren Signalen mit gleicher Frequenz und ihre Anwendung in einer Schaltung zur Korrektur der Phasen zwischen diesen SignalenInfo
- Publication number
- DE69411346T2 DE69411346T2 DE69411346T DE69411346T DE69411346T2 DE 69411346 T2 DE69411346 T2 DE 69411346T2 DE 69411346 T DE69411346 T DE 69411346T DE 69411346 T DE69411346 T DE 69411346T DE 69411346 T2 DE69411346 T2 DE 69411346T2
- Authority
- DE
- Germany
- Prior art keywords
- signals
- circuit
- signal
- correcting
- phases
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/10—Distribution of clock signals, e.g. skew
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/30—Marginal testing, e.g. by varying supply voltage
- G01R31/3016—Delay or race condition test, e.g. race hazard test
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/22—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral
- H03K5/26—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral the characteristic being duration, interval, position, frequency, or sequence
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Nonlinear Science (AREA)
- Manipulation Of Pulses (AREA)
- Tests Of Electronic Circuits (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR9312452A FR2711287B1 (fr) | 1993-10-11 | 1993-10-11 | Circuit d'indication de relation de phase entre plusieurs signaux de même fréquence et son application à un circuit d'ajustage des déphasages entre ces signaux. |
Publications (2)
Publication Number | Publication Date |
---|---|
DE69411346D1 DE69411346D1 (de) | 1998-08-06 |
DE69411346T2 true DE69411346T2 (de) | 1999-02-25 |
Family
ID=9451994
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE69411346T Expired - Fee Related DE69411346T2 (de) | 1993-10-11 | 1994-10-10 | Schaltung zur Anzeige der Phasenverhältnisse zwischen mehreren Signalen mit gleicher Frequenz und ihre Anwendung in einer Schaltung zur Korrektur der Phasen zwischen diesen Signalen |
Country Status (5)
Country | Link |
---|---|
US (1) | US5568072A (de) |
EP (1) | EP0648018B1 (de) |
JP (1) | JP2959972B2 (de) |
DE (1) | DE69411346T2 (de) |
FR (1) | FR2711287B1 (de) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3557275B2 (ja) | 1995-03-29 | 2004-08-25 | 株式会社ルネサステクノロジ | 半導体集積回路装置及びマイクロコンピュータ |
US5880612A (en) * | 1996-10-17 | 1999-03-09 | Samsung Electronics Co., Ltd. | Signal de-skewing using programmable dual delay-locked loop |
US6404240B1 (en) * | 2000-10-30 | 2002-06-11 | Semiconductor Components Industries Llc | Circuit and method of a three state phase frequency lock detector |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5953515B2 (ja) * | 1976-10-25 | 1984-12-25 | 株式会社日立製作所 | 時間差検出回路 |
US4639615A (en) * | 1983-12-28 | 1987-01-27 | At&T Bell Laboratories | Trimmable loading elements to control clock skew |
US4604582A (en) * | 1985-01-04 | 1986-08-05 | Lockheed Electronics Company, Inc. | Digital phase correlator |
US5087829A (en) * | 1988-12-07 | 1992-02-11 | Hitachi, Ltd. | High speed clock distribution system |
JP2522413B2 (ja) * | 1989-10-17 | 1996-08-07 | 日本電気株式会社 | 位相周波数比較器 |
US5164677A (en) * | 1990-01-16 | 1992-11-17 | Digital Equipment Corporation | Method and apparatus for synchronizing signals |
US5036230A (en) * | 1990-03-01 | 1991-07-30 | Intel Corporation | CMOS clock-phase synthesizer |
US5118975A (en) * | 1990-03-05 | 1992-06-02 | Thinking Machines Corporation | Digital clock buffer circuit providing controllable delay |
DE69130043T2 (de) * | 1990-09-18 | 1999-04-15 | Fujitsu Ltd | Elektronische Anordnung mit einem Bezugsverzögerungsgenerator |
CA2071264C (en) * | 1991-06-18 | 1999-11-30 | Perry W. Lou | Regulated delay line |
US5146121A (en) * | 1991-10-24 | 1992-09-08 | Northern Telecom Limited | Signal delay apparatus employing a phase locked loop |
JP3455982B2 (ja) * | 1993-01-14 | 2003-10-14 | 株式会社デンソー | 偶数段リングオシレータ及びパルス位相差符号化回路 |
-
1993
- 1993-10-11 FR FR9312452A patent/FR2711287B1/fr not_active Expired - Fee Related
-
1994
- 1994-10-03 US US08/317,132 patent/US5568072A/en not_active Expired - Lifetime
- 1994-10-07 JP JP6243610A patent/JP2959972B2/ja not_active Expired - Fee Related
- 1994-10-10 EP EP94410085A patent/EP0648018B1/de not_active Expired - Lifetime
- 1994-10-10 DE DE69411346T patent/DE69411346T2/de not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
JP2959972B2 (ja) | 1999-10-06 |
JPH07181233A (ja) | 1995-07-21 |
EP0648018B1 (de) | 1998-07-01 |
DE69411346D1 (de) | 1998-08-06 |
EP0648018A1 (de) | 1995-04-12 |
US5568072A (en) | 1996-10-22 |
FR2711287B1 (fr) | 1996-01-05 |
FR2711287A1 (fr) | 1995-04-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR920022684A (ko) | 고주파 위상 동기 루프용 주파수 제어 발진기 | |
CA2130639A1 (en) | Optical Passband Filter | |
IL83202A (en) | Data input circuit with digital phase locked loop | |
KR910017741A (ko) | 대역 필터 | |
DE3877150D1 (de) | Monolithisch integrierbarer phasenschieber-vco. | |
DE69411346D1 (de) | Schaltung zur Anzeige der Phasenverhältnisse zwischen mehreren Signalen mit gleicher Frequenz und ihre Anwendung in einer Schaltung zur Korrektur der Phasen zwischen diesen Signalen | |
KR920017361A (ko) | Ic 시험장치의 논리비교회로 | |
KR930001606A (ko) | 수신기 | |
SU1626276A1 (ru) | Аттенюатор | |
SU784008A1 (ru) | Делитель частоты на три | |
SU1658377A1 (ru) | Синхронный полосовой фильтр | |
SU1654968A1 (ru) | Делитель частоты | |
SU1631717A1 (ru) | Синхронный делитель частоты | |
SU663098A1 (ru) | Амплитудный модул тор с цифровым управлением | |
KR940001487Y1 (ko) | 클럭(Clock)신호의 잡음 무영향회로 | |
SU1676096A1 (ru) | Делитель частоты | |
SU1566476A2 (ru) | Цифровой фазовый модул тор | |
PT91023A (pt) | Modulador de frequencia com circuito de fase bloqueada | |
SU869060A1 (ru) | Делитель частоты импульсов | |
SU1385291A1 (ru) | Синхронный делитель частоты | |
SE9200821D0 (sv) | Saett och anordning foer att jaemfoera faserna hos binaera signaler | |
JPS5690659A (en) | Protecting circuit for bipolar violation | |
KR920020853A (ko) | 링 카운터를 이용한 분주회로 | |
JPS6167353A (ja) | Msk方式変調回路 | |
ES2070228T3 (es) | Circuito de modulacion en fase y en amplitud. |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8339 | Ceased/non-payment of the annual fee |