DE69409296T2 - Mehrkanaliger fehlertoleranter taktgeber - Google Patents

Mehrkanaliger fehlertoleranter taktgeber

Info

Publication number
DE69409296T2
DE69409296T2 DE69409296T DE69409296T DE69409296T2 DE 69409296 T2 DE69409296 T2 DE 69409296T2 DE 69409296 T DE69409296 T DE 69409296T DE 69409296 T DE69409296 T DE 69409296T DE 69409296 T2 DE69409296 T2 DE 69409296T2
Authority
DE
Germany
Prior art keywords
clock
clocks
master
remaining
channels
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69409296T
Other languages
English (en)
Other versions
DE69409296D1 (de
Inventor
Frederick Smith
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Honeywell Inc
Original Assignee
Honeywell Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Honeywell Inc filed Critical Honeywell Inc
Publication of DE69409296D1 publication Critical patent/DE69409296D1/de
Application granted granted Critical
Publication of DE69409296T2 publication Critical patent/DE69409296T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1604—Error detection or correction of the data by redundancy in hardware where the fault affects the clock signals of a processing unit and the redundancy is at or within the level of clock signal generation hardware
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/12—Synchronisation of different clock signals provided by a plurality of clock generators
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/18—Error detection or correction of the data by redundancy in hardware using passive fault-masking of the redundant circuits
    • G06F11/183—Error detection or correction of the data by redundancy in hardware using passive fault-masking of the redundant circuits by voting, the voting not being performed by the redundant components

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Quality & Reliability (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
DE69409296T 1993-02-03 1994-02-02 Mehrkanaliger fehlertoleranter taktgeber Expired - Fee Related DE69409296T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/012,835 US5377206A (en) 1993-02-03 1993-02-03 Multiple-channel fault-tolerant clock system
PCT/US1994/001245 WO1994018624A1 (en) 1993-02-03 1994-02-02 Multiple-channel fault-tolerant clock

Publications (2)

Publication Number Publication Date
DE69409296D1 DE69409296D1 (de) 1998-05-07
DE69409296T2 true DE69409296T2 (de) 1998-11-05

Family

ID=21756941

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69409296T Expired - Fee Related DE69409296T2 (de) 1993-02-03 1994-02-02 Mehrkanaliger fehlertoleranter taktgeber

Country Status (4)

Country Link
US (1) US5377206A (de)
EP (1) EP0634033B1 (de)
DE (1) DE69409296T2 (de)
WO (1) WO1994018624A1 (de)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5537583A (en) * 1994-10-11 1996-07-16 The Boeing Company Method and apparatus for a fault tolerant clock with dynamic reconfiguration
US5568097A (en) * 1995-09-25 1996-10-22 International Business Machines Inc. Ultra high availability clock chip
US5886557A (en) * 1996-06-28 1999-03-23 Emc Corporation Redundant clock signal generating circuitry
US5784386A (en) * 1996-07-03 1998-07-21 General Signal Corporation Fault tolerant synchronous clock distribution
US6055644A (en) * 1997-05-30 2000-04-25 Hewlett-Packard Company Multi-channel architecture with channel independent clock signals
US6272647B1 (en) * 1998-11-20 2001-08-07 Honeywell Inc. Fault tolerant clock voter with recovery
DE10023166A1 (de) * 2000-05-11 2001-11-15 Alcatel Sa Mehrrechner-System
US6538516B2 (en) * 2001-05-17 2003-03-25 Fairchild Semiconductor Corporation System and method for synchronizing multiple phase-lock loops or other synchronizable oscillators without using a master clock signal
US8315274B2 (en) * 2006-03-29 2012-11-20 Honeywell International Inc. System and method for supporting synchronous system communications and operations
US7996714B2 (en) 2008-04-14 2011-08-09 Charles Stark Draper Laboratory, Inc. Systems and methods for redundancy management in fault tolerant computing
US8255732B2 (en) * 2008-05-28 2012-08-28 The United States Of America, As Represented By The Administrator Of The National Aeronautics And Space Administration Self-stabilizing byzantine-fault-tolerant clock synchronization system and method
WO2012131445A1 (en) * 2011-03-30 2012-10-04 Tejas Networks Limited A method for zero traffic hit synchronization switchover in telecommunication network
US10025344B2 (en) 2015-04-21 2018-07-17 The United States Of America As Represented By The Administrator Of Nasa Self-stabilizing distributed symmetric-fault tolerant synchronization protocol
WO2020236164A1 (en) 2019-05-22 2020-11-26 Vit Tall Llc Multi-clock synchronization in power grids

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3522455A (en) * 1967-07-27 1970-08-04 Bendix Corp Method and means of synchronizing timing pulses of a three channel triplicated system
GB1263276A (en) * 1969-04-14 1972-02-09 Marconi Co Ltd Improvements in or relating to clock oscillator arrangements
US4239982A (en) * 1978-06-14 1980-12-16 The Charles Stark Draper Laboratory, Inc. Fault-tolerant clock system
US4920540A (en) * 1987-02-25 1990-04-24 Stratus Computer, Inc. Fault-tolerant digital timing apparatus and method
US4644498A (en) * 1983-04-04 1987-02-17 General Electric Company Fault-tolerant real time clock
US4696019A (en) * 1984-09-19 1987-09-22 United Technologies Corporation Multi-channel clock synchronizer
US4667328A (en) * 1985-04-29 1987-05-19 Mieczyslaw Mirowski Clocking circuit with back-up clock source
US4683570A (en) * 1985-09-03 1987-07-28 General Electric Company Self-checking digital fault detector for modular redundant real time clock
NL8502768A (nl) * 1985-10-10 1987-05-04 Philips Nv Dataverwerkingsinrichting, die uit meerdere, parallel-werkende dataverwerkingsmodules bestaat, multipel redundante klokinrichting, bevattende een aantal onderling zelf-synchroniserende klokschakelingen voor gebruik in zo een dataverwerkingsinrichting, en klokschakeling voor gebruik in zo een klokinrichting.
US4788670A (en) * 1987-08-18 1988-11-29 Siemens Aktiengesellschaft Clock voltage supply
US4899351A (en) * 1988-07-18 1990-02-06 Western Digital Corporation Transient free clock switch logic
US4984241A (en) * 1989-01-23 1991-01-08 The Boeing Company Tightly synchronized fault tolerant clock
US4979191A (en) * 1989-05-17 1990-12-18 The Boeing Company Autonomous N-modular redundant fault tolerant clock system
US5202822A (en) * 1990-09-26 1993-04-13 Honeywell Inc. Universal scheme of input/output redundancy in a process control system
FI87867C (fi) * 1991-01-09 1993-02-25 Telenokia Oy Oskillatorenhet med en saekrad frekvensstabilitet

Also Published As

Publication number Publication date
DE69409296D1 (de) 1998-05-07
EP0634033B1 (de) 1998-04-01
WO1994018624A1 (en) 1994-08-18
US5377206A (en) 1994-12-27
EP0634033A1 (de) 1995-01-18

Similar Documents

Publication Publication Date Title
DE69409296D1 (de) Mehrkanaliger fehlertoleranter taktgeber
DE68923845T2 (de) Synchronisierte fehlertolerante Uhren für Multiprozessorsysteme.
DE69223990D1 (de) Auch gegen mehrfachfehler sicherer, fehlertoleranter taktgeber
IT8621727A0 (it) Architettura di calcolatore a tolleranza di guasto.
ATE232407T1 (de) Modulares bausystem mit drehkupplung
KR890702123A (ko) 고장허용 출력회로
CA1003494A (en) Power supply system having redundant d.c. power supplies
DE3788354T2 (de) Eingangs-/ausgangssteuerungstechnik.
DE3855835D1 (de) Dezentrale Ein/Ausgabebaugruppe für elektronische Steuerungen
DE3787883D1 (de) Geschichtetes Verbundbauteil für glatte Oberflächen.
BR7707156A (pt) Instalacao de suprimento de corrente com duas unidades de suprimento de corrente reguladas,ligadas em paralelo na saida
DE3674314D1 (de) Durchsichtige polarisierende verbundscheiben.
DE68922880T2 (de) Selbstprüfende Majoritätsvotumlogik für fehlertolerante Rechnungsanwendungen.
EP0371243A3 (de) Fehlersicherer modularer Speicher
IE843023L (en) Case
CA1270901C (en) BATTERY BACKUP POWER SUPPLY
ES8707390A1 (es) Un combinador de reloj redundante
DE3484986D1 (de) Cmos-redundanzschaltung mit nulleistung.
DE69832900D1 (de) Fern-endgerät einheit
DE68915441D1 (de) VERTEILTER SYMMETRISCHER VERSTäRKER.
DE58905996D1 (de) Gleichspannungsversorgungssystem mit mehreren Gleichspannungsquellen.
DE68908664T2 (de) Vorrangsschaltung für einen im medizinischen bereich verwendeten tisch.
ES2189060T3 (es) Modulo de entrada/salida electronico.
WO2002087154A3 (en) Router topology having n on 1 redundancy
SE9600757D0 (sv) Bestyckning av fräskropp

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee