DE69406140D1 - Verfahren zur verbesserung der rauschunempfindlichkeit eines phasenregelkreises und einrichtung, die ein solches verfahren verwendet - Google Patents

Verfahren zur verbesserung der rauschunempfindlichkeit eines phasenregelkreises und einrichtung, die ein solches verfahren verwendet

Info

Publication number
DE69406140D1
DE69406140D1 DE69406140T DE69406140T DE69406140D1 DE 69406140 D1 DE69406140 D1 DE 69406140D1 DE 69406140 T DE69406140 T DE 69406140T DE 69406140 T DE69406140 T DE 69406140T DE 69406140 D1 DE69406140 D1 DE 69406140D1
Authority
DE
Germany
Prior art keywords
sensitivity
noise
improving
control circuit
phase control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69406140T
Other languages
English (en)
Other versions
DE69406140T2 (de
Inventor
Christian Delmas
Frederic Paillardet
Ova Francis Dell
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Technicolor SA
Original Assignee
Thomson Multimedia SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Thomson Multimedia SA filed Critical Thomson Multimedia SA
Application granted granted Critical
Publication of DE69406140D1 publication Critical patent/DE69406140D1/de
Publication of DE69406140T2 publication Critical patent/DE69406140T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00Details of television systems
    • H04N5/04Synchronising
    • H04N5/12Devices in which the synchronising signals are only operative if a phase difference occurs between synchronising and synchronised scanning devices, e.g. flywheel synchronising
    • H04N5/126Devices in which the synchronising signals are only operative if a phase difference occurs between synchronising and synchronised scanning devices, e.g. flywheel synchronising whereby the synchronisation signal indirectly commands a frequency generator
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/085Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/14Details of the phase-locked loop for assuring constant frequency when supply or correction voltages fail or are interrupted
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
    • H03L7/183Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number
    • H03L7/191Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number using at least two different signals from the frequency divider or the counter for determining the time difference
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/085Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/089Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
    • H03L7/0891Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
DE69406140T 1993-06-08 1994-06-03 Verfahren zur verbesserung der rauschunempfindlichkeit eines phasenregelkreises und einrichtung, die ein solches verfahren verwendet Expired - Fee Related DE69406140T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR9306836A FR2706229B1 (fr) 1993-06-08 1993-06-08 Procédé d'amélioration de l'immunité au bruit d'une boucle à verrouillage de phase et dispositif mettant en Óoeuvre ce procédé.
PCT/FR1994/000659 WO1994029964A1 (fr) 1993-06-08 1994-06-03 Procede d'amelioration de l'immunite au bruit d'une boucle a verrouillage de phase et dispositif mettant en ×uvre ce procede

Publications (2)

Publication Number Publication Date
DE69406140D1 true DE69406140D1 (de) 1997-11-13
DE69406140T2 DE69406140T2 (de) 1998-02-05

Family

ID=9447863

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69406140T Expired - Fee Related DE69406140T2 (de) 1993-06-08 1994-06-03 Verfahren zur verbesserung der rauschunempfindlichkeit eines phasenregelkreises und einrichtung, die ein solches verfahren verwendet

Country Status (6)

Country Link
US (1) US5663688A (de)
EP (1) EP0702862B1 (de)
JP (1) JPH09503629A (de)
DE (1) DE69406140T2 (de)
FR (1) FR2706229B1 (de)
WO (1) WO1994029964A1 (de)

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6014176A (en) * 1995-06-21 2000-01-11 Sony Corporation Automatic phase control apparatus for phase locking the chroma burst of analog and digital video data using a numerically controlled oscillator
KR100546541B1 (ko) * 1995-08-14 2006-03-23 가부시끼가이샤 히다치 세이사꾸쇼 Pll회로및영상재생장치
FR2742623B1 (fr) * 1995-12-18 1998-03-06 Sgs Thomson Microelectronics Dispositif de traitement de signaux de synchronisation
US5894081A (en) * 1996-03-15 1999-04-13 Intel Corporation Method and apparatus for adjusting output signals from a semiconductor device to fulfill a timing specification
JP3395818B2 (ja) * 1996-04-19 2003-04-14 ソニー株式会社 Pll回路とそれを用いた信号処理装置
JP3669796B2 (ja) * 1996-12-03 2005-07-13 富士通株式会社 ディジタルpll回路
US5874846A (en) * 1997-01-17 1999-02-23 Chrontel Incorporated Method and apparatus for frequency generation in a synchronous system
JP3331894B2 (ja) * 1997-01-30 2002-10-07 ヤマハ株式会社 Pll回路
US6026134A (en) * 1997-06-19 2000-02-15 Cypress Semiconductor Corp. Phase locked loop (PLL) with linear parallel sampling phase detector
DE19830260A1 (de) * 1998-07-07 2000-01-13 Alcatel Sa Taktgenerator und Synchronisierungsverfahren
US6072368A (en) * 1998-10-21 2000-06-06 International Business Machines Corporation Phase locked loop unlock detector
DE19908070C1 (de) * 1999-02-12 2000-05-11 Lear Automotive Electronics Gm Verfahren zur Detektion der Horizontal- und Vertikalsynchronimpulse in einem Fernsehsignalempfänger und Schaltung zur Durchführung des Verfahrens
DE60023833T2 (de) * 1999-08-24 2006-07-20 Koninklijke Philips Electronics N.V. Phasenregelkreisschaltung mit einer ladungspumpe
US20020070766A1 (en) * 2000-12-11 2002-06-13 Therisod Stefano G. Signal detection scheme for data communication links
KR100433526B1 (ko) * 2001-09-28 2004-05-31 삼성전자주식회사 영상 처리를 위한 코스트 신호 발생 방법 및 장치
US7372928B1 (en) 2002-11-15 2008-05-13 Cypress Semiconductor Corporation Method and system of cycle slip framing in a deserializer
KR100532415B1 (ko) * 2003-01-10 2005-12-02 삼성전자주식회사 돌발지터 정보를 차단할 수 있는 동기루프 회로 및 이의돌발지터 정보 차단방법
FR2864377B1 (fr) * 2003-12-18 2006-08-18 Eads Telecom Boucle a asservissement de phase
GB0804337D0 (en) 2008-03-07 2008-04-16 Cambridge Silicon Radio Ltd Dual phase detector phase-locked loop
CN101615906B (zh) * 2008-10-28 2012-10-03 东莞理工学院 一种时钟同步数字锁相方法和装置
US8222961B2 (en) * 2010-01-29 2012-07-17 Huawei Technologies Co., Ltd. Time-domain measurement of PLL bandwidth
CN102281058B (zh) * 2010-12-10 2014-03-12 华为技术有限公司 确定锁相环pll带宽特性的方法、装置和系统
WO2020038542A1 (en) * 2018-08-20 2020-02-27 Renesas Electronics Corporation Oscillator frequency adjustment

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4047223A (en) * 1976-01-16 1977-09-06 Zenith Radio Corporation Frequency scanning automatic phase control system
US4287480A (en) * 1980-01-10 1981-09-01 Sperry Corporation Phase locked loop out-of-lock detector
US4435657A (en) * 1981-02-27 1984-03-06 Tokyo Shibaura Denki Kabushiki Kaisha Phase detector circuit
US4872155A (en) * 1987-03-13 1989-10-03 Pioneer Electronic Corporation Clock generator circuit and a synchronizing signal detection method in a sampled format system and a phase comparator circuit suited for generation of the clock
US5008629A (en) * 1988-06-20 1991-04-16 Matsushita Electric Industrial Co., Ltd. Frequency synthesizer
JPH071423B2 (ja) * 1988-12-20 1995-01-11 株式会社山下電子設計 パルス発生回路
US5028885A (en) * 1990-08-30 1991-07-02 Motorola, Inc. Phase-locked loop signal generation system with control maintenance

Also Published As

Publication number Publication date
DE69406140T2 (de) 1998-02-05
FR2706229A1 (fr) 1994-12-16
EP0702862B1 (de) 1997-10-08
US5663688A (en) 1997-09-02
EP0702862A1 (de) 1996-03-27
FR2706229B1 (fr) 1996-08-02
WO1994029964A1 (fr) 1994-12-22
JPH09503629A (ja) 1997-04-08

Similar Documents

Publication Publication Date Title
DE69406140T2 (de) Verfahren zur verbesserung der rauschunempfindlichkeit eines phasenregelkreises und einrichtung, die ein solches verfahren verwendet
DE69424591T2 (de) Verfahren zur Kontrolle der Datenmenge und Kodierer zur Durchführung desselben.
DE59401597D1 (de) Verfahren zur Überwachung von beweglichen Elementen
DE69008315D1 (de) Verfahren zur Steuerung eines Wechselrichters.
DE69433500D1 (de) Verfahren und vorrichtung zur wiederherstellung der reihenfolge
DE59406282D1 (de) Verfahren und vorrichtung zum zerstäuben von flüssigkeiten
DE59410364D1 (de) Verfahren zur prüfung von elektronischen steuergeräten
DE69425057D1 (de) Vorrichtung und Verfahren zur Bildinterpolation
DE69001860D1 (de) Verfahren und vorrichtung zum herstellen von metallischen faltenbalgen.
DE69404311T2 (de) Verfahren und vorrichtung zur festphasenextraktion
DE69433224D1 (de) Verbesserte einrichtung und verfahren zur prekodierung
ATA150594A (de) Verfahren zur kristallisation von iopamidol
DE69717813D1 (de) Vorrichtung und verfahren zur korrektur der phasenverzerrung
DE59409170D1 (de) Verfahren und Vorrichtung zur Bewegungsschätzung
DE69323635D1 (de) Verfahren und vorrichtung zum herstellen einer streckfolie
DE59402500D1 (de) Verfahren zur Kühlung eines Bauteils
DE69205217T2 (de) Vorrichtung und Verfahren zum Zusammenbau von Schaltungsstrukturen.
DE69418318D1 (de) Verfahren zur krafterzeugung
DE69406248T2 (de) Verfahren zum herstellen von haut-integrierten laminaten und dafür verwendete formvorrichtung
DE69407815T2 (de) Verfahren zum formen und mit diesem verfahren hergestelltes formteil
DE69428031T2 (de) Verfahren zur bezeichnung eines gebietes
DE69307694D1 (de) Verfahren und Vorrichtung zur Überwachung der wirklich aufgebrachteten Bestrahlung
DE69528587D1 (de) Verfahren und vorrichtung zur begrenzung von durch zeigerbewegung verursachten jitters
DE69418320D1 (de) Verfahren zur rückgewinnung von fluorwasserstoff
DE69434050D1 (de) Verfahren, Schaltung und Vorrichtung zur Phasendifferenzerfassung

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8320 Willingness to grant licences declared (paragraph 23)
8339 Ceased/non-payment of the annual fee