DE69317602D1 - Paritäts-und hochgeschwindigkeitsnormierungskreis für ein massivparalleles verarbeitungssystem - Google Patents

Paritäts-und hochgeschwindigkeitsnormierungskreis für ein massivparalleles verarbeitungssystem

Info

Publication number
DE69317602D1
DE69317602D1 DE69317602T DE69317602T DE69317602D1 DE 69317602 D1 DE69317602 D1 DE 69317602D1 DE 69317602 T DE69317602 T DE 69317602T DE 69317602 T DE69317602 T DE 69317602T DE 69317602 D1 DE69317602 D1 DE 69317602D1
Authority
DE
Germany
Prior art keywords
parity
shift register
processing element
processing
bit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69317602T
Other languages
English (en)
Other versions
DE69317602T2 (de
Inventor
Robert Grondalski
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Digital Equipment Corp
Original Assignee
Digital Equipment Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US07/825,515 external-priority patent/US5417470A/en
Application filed by Digital Equipment Corp filed Critical Digital Equipment Corp
Publication of DE69317602D1 publication Critical patent/DE69317602D1/de
Application granted granted Critical
Publication of DE69317602T2 publication Critical patent/DE69317602T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G06F15/17356—Indirect interconnection networks
    • G06F15/17368—Indirect interconnection networks non hierarchical topologies
    • G06F15/17381—Two dimensional, e.g. mesh, torus

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Software Systems (AREA)
  • Quality & Reliability (AREA)
  • Multi Processors (AREA)
  • Detection And Correction Of Errors (AREA)
  • Error Detection And Correction (AREA)
DE69317602T 1992-01-24 1993-01-22 Paritäts-und hochgeschwindigkeitsnormierungskreis für ein massivparalleles verarbeitungssystem Expired - Fee Related DE69317602T2 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US82690792A 1992-01-24 1992-01-24
US07/825,515 US5417470A (en) 1991-01-25 1992-01-24 Structural module for vehicle door
PCT/US1993/000571 WO1993015460A2 (en) 1992-01-24 1993-01-22 Databus parity and high speed normalization circuit for a massively parallel processing system

Publications (2)

Publication Number Publication Date
DE69317602D1 true DE69317602D1 (de) 1998-04-30
DE69317602T2 DE69317602T2 (de) 1998-10-01

Family

ID=27124914

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69317602T Expired - Fee Related DE69317602T2 (de) 1992-01-24 1993-01-22 Paritäts-und hochgeschwindigkeitsnormierungskreis für ein massivparalleles verarbeitungssystem

Country Status (3)

Country Link
EP (1) EP0577813B1 (de)
DE (1) DE69317602T2 (de)
WO (1) WO1993015460A2 (de)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2337836B (en) * 1995-02-23 2000-01-19 Sony Uk Ltd Data processing systems

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4380046A (en) * 1979-05-21 1983-04-12 Nasa Massively parallel processor computer
JPS5750049A (en) * 1980-09-09 1982-03-24 Toshiba Corp Shifting circuit
JPH0642237B2 (ja) * 1983-12-28 1994-06-01 株式会社日立製作所 並列処理装置
US4791641A (en) * 1986-09-15 1988-12-13 Thinking Machines Corporation Parallel processor error checking
US4905178A (en) * 1986-09-19 1990-02-27 Performance Semiconductor Corporation Fast shifter method and structure
DE3851005T2 (de) * 1987-06-01 1995-04-20 Applied Intelligent Syst Inc Paralleles Nachbarverarbeitungssystem und -Verfahren.
JPS648438A (en) * 1987-06-30 1989-01-12 Mitsubishi Electric Corp Data processor
US5241490A (en) * 1992-01-06 1993-08-31 Intel Corporation Fully decoded multistage leading zero detector and normalization apparatus

Also Published As

Publication number Publication date
EP0577813B1 (de) 1998-03-25
WO1993015460A3 (en) 1994-01-20
EP0577813A1 (de) 1994-01-12
DE69317602T2 (de) 1998-10-01
WO1993015460A2 (en) 1993-08-05

Similar Documents

Publication Publication Date Title
JPS5958558A (ja) 並列周期的冗長チエツク回路
KR940018762A (ko) 추론적 데이타 전송 기능을 가진 데이타 처리기 및 전송 방법
EP0234038A3 (de) Vorrichtung zur Identifizierung der LRU-Speichereinheit in einem Speichersystem
DE69724742D1 (de) Speicherfeldprüfschaltung mit Fehlermeldung
EP0390893A1 (de) System zur prüfung einer busdatenübertragung
KR900018793A (ko) 정렬처리장치의 제어데이타 생성장치
DE69317602D1 (de) Paritäts-und hochgeschwindigkeitsnormierungskreis für ein massivparalleles verarbeitungssystem
KR950004796A (ko) 시스템 상호접속을 위한 주사 프로그램가능한 검사 행렬
EP0283847A3 (de) Vorrichtung zum Auswählen einer Referenzzeile für Bilddatenkompression
KR960043553A (ko) 오류 정정 장치
KR970055599A (ko) 전송 데이타 정형 장치
US4606057A (en) Arrangement for checking the counting function of counters
KR100806454B1 (ko) 도출 클럭킹에 대한 데이터 밀도를 유지하기 위한 방법 및장치
US3909783A (en) Coded information signal forming apparatus
EP0431570A2 (de) Logische Schaltung
SU1732464A1 (ru) Счетчик импульсов в коде Фибоначчи
US5267250A (en) Circuit arrangement for detection of an erroneous selection signal supplied to selection means
GB2120818A (en) Data processing systems
JP2985918B2 (ja) 不一致ビット計数回路
RU1805502C (ru) Устройство дл контрол регистра сдвига
SU1441475A1 (ru) Мажоритарное устройство
SU911510A1 (ru) Устройство дл определени максимального числа
JPS56140442A (en) Data majority circuit
SU436393A1 (ru) Накопитель импульсных сигналов
SU1711165A1 (ru) Устройство дл параллельного счета количества единиц в двоичном п-разр дном коде

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8328 Change in the person/name/address of the agent

Free format text: GRUENECKER, KINKELDEY, STOCKMAIR & SCHWANHAEUSSER, 80538 MUENCHEN

8339 Ceased/non-payment of the annual fee