DE69316022D1 - Steuerungsvorrichtung fuer speicherplattenanordnung mit steuerbloecken fuer steuerungsinformation - Google Patents

Steuerungsvorrichtung fuer speicherplattenanordnung mit steuerbloecken fuer steuerungsinformation

Info

Publication number
DE69316022D1
DE69316022D1 DE69316022T DE69316022T DE69316022D1 DE 69316022 D1 DE69316022 D1 DE 69316022D1 DE 69316022 T DE69316022 T DE 69316022T DE 69316022 T DE69316022 T DE 69316022T DE 69316022 D1 DE69316022 D1 DE 69316022D1
Authority
DE
Germany
Prior art keywords
adac
data
transfer
information
control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69316022T
Other languages
English (en)
Other versions
DE69316022T2 (de
Inventor
Gregory Chandler
Thomas Grieff
Ryan Callison
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Compaq Computer Corp
Original Assignee
Compaq Computer Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Compaq Computer Corp filed Critical Compaq Computer Corp
Publication of DE69316022D1 publication Critical patent/DE69316022D1/de
Application granted granted Critical
Publication of DE69316022T2 publication Critical patent/DE69316022T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/124—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
    • G06F3/0671—In-line storage system
    • G06F3/0673—Single storage device

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Human Computer Interaction (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)
DE69316022T 1992-10-13 1993-10-04 Steuerungsvorrichtung fuer speicherplattenanordnung mit steuerbloecken fuer steuerungsinformation Expired - Fee Related DE69316022T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US07/960,595 US5448709A (en) 1992-10-13 1992-10-13 Disk array controller having command descriptor blocks utilized by bus master and bus slave for respectively performing data transfer operations
PCT/US1993/009557 WO1994009435A1 (en) 1992-10-13 1993-10-04 Disk array controller utilizing command descriptor blocks for control information

Publications (2)

Publication Number Publication Date
DE69316022D1 true DE69316022D1 (de) 1998-02-05
DE69316022T2 DE69316022T2 (de) 1998-05-20

Family

ID=25503370

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69316022T Expired - Fee Related DE69316022T2 (de) 1992-10-13 1993-10-04 Steuerungsvorrichtung fuer speicherplattenanordnung mit steuerbloecken fuer steuerungsinformation

Country Status (7)

Country Link
US (1) US5448709A (de)
EP (1) EP0664907B1 (de)
AT (1) ATE161642T1 (de)
AU (1) AU5353294A (de)
CA (1) CA2146029C (de)
DE (1) DE69316022T2 (de)
WO (1) WO1994009435A1 (de)

Families Citing this family (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5689678A (en) * 1993-03-11 1997-11-18 Emc Corporation Distributed storage array system having a plurality of modular control units
CA2119085C (en) * 1994-03-15 2002-01-15 Deborah L. Pinard Adaptive communication system
US5745915A (en) * 1995-03-17 1998-04-28 Unisys Corporation System for parallel reading and processing of a file
US5832492A (en) * 1995-09-05 1998-11-03 Compaq Computer Corporation Method of scheduling interrupts to the linked lists of transfer descriptors scheduled at intervals on a serial bus
US5778430A (en) * 1996-04-19 1998-07-07 Eccs, Inc. Method and apparatus for computer disk cache management
US5778243A (en) * 1996-07-03 1998-07-07 International Business Machines Corporation Multi-threaded cell for a memory
US6029226A (en) * 1996-09-30 2000-02-22 Lsi Logic Corporation Method and apparatus having automated write data transfer with optional skip by processing two write commands as a single write command
US6016527A (en) * 1996-09-30 2000-01-18 Lsi Logic Corporation Method and apparatus for improving fairness in SCSI bus arbitration
US5854922A (en) * 1997-01-16 1998-12-29 Ford Motor Company Micro-sequencer apparatus and method of combination state machine and instruction memory
US5799182A (en) * 1997-01-21 1998-08-25 Ford Motor Company Multiple thread micro-sequencer apparatus and method with a single processor
US6092149A (en) * 1997-05-28 2000-07-18 Western Digital Corporation Disk drive cache system using a dynamic priority sequential stream of data segments continuously adapted according to prefetched sequential random, and repeating types of accesses
US6170031B1 (en) * 1997-07-08 2001-01-02 Seagate Technology Llc Read/write state machines for transferring data to/from host interface in a digital data storage system
US6704838B2 (en) 1997-10-08 2004-03-09 Seagate Technology Llc Hybrid data storage and reconstruction system and method for a data storage device
US6134630A (en) 1997-11-14 2000-10-17 3Ware High-performance bus architecture for disk array system
US6128686A (en) * 1998-06-15 2000-10-03 Compaq Computer Corporation Hiding peripheral memory transactions on a local bus within a peripheral controller from a host system bus
US6816934B2 (en) * 2000-12-22 2004-11-09 Hewlett-Packard Development Company, L.P. Computer system with registered peripheral component interconnect device for processing extended commands and attributes according to a registered peripheral component interconnect protocol
US6266731B1 (en) 1998-09-03 2001-07-24 Compaq Computer Corporation High speed peripheral interconnect apparatus, method and system
US6205494B1 (en) 1998-12-18 2001-03-20 Western Digital Corporation Controller with automatic generation of linked list of data transfer descriptors for sequential commands, with linked list being used for execution of sequential data transfers
US6370605B1 (en) 1999-03-04 2002-04-09 Sun Microsystems, Inc. Switch based scalable performance storage architecture
US6397267B1 (en) 1999-03-04 2002-05-28 Sun Microsystems, Inc. Redirected I/O for scalable performance storage architecture
US6349357B1 (en) * 1999-03-04 2002-02-19 Sun Microsystems, Inc. Storage architecture providing scalable performance through independent control and data transfer paths
US6604155B1 (en) 1999-11-09 2003-08-05 Sun Microsystems, Inc. Storage architecture employing a transfer node to achieve scalable performance
EP1301865A4 (de) * 2000-03-22 2009-04-01 Yotta Yotta Inc Verfahren und system zur bereitstellung von multimediainformationen auf anfrage über grossflächige netzwerke
US6675253B1 (en) 2000-04-04 2004-01-06 Hewlett-Packard Development Company, L.P. Dynamic routing of data across multiple data paths from a source controller to a destination controller
US6857059B2 (en) * 2001-01-11 2005-02-15 Yottayotta, Inc. Storage virtualization system and methods
JP4529063B2 (ja) * 2001-03-30 2010-08-25 ルネサスエレクトロニクス株式会社 システムシミュレータ、シミュレーション方法及びシミュレーションプログラム
US7240180B2 (en) 2003-06-12 2007-07-03 International Business Machines Corporation Method and system for simultaneously supporting different block sizes on a single hard drive
CN101621469B (zh) * 2009-08-13 2012-01-04 杭州华三通信技术有限公司 数据报文存取控制装置和方法
US9081666B2 (en) 2013-02-15 2015-07-14 Seagate Technology Llc Non-volatile memory channel control using a general purpose programmable processor in combination with a low level programmable sequencer
KR20150046966A (ko) * 2013-10-23 2015-05-04 삼성디스플레이 주식회사 플라즈마 처리 장치 및 플라즈마 처리 방법
US10055138B1 (en) * 2015-10-01 2018-08-21 EMC IP Holding Company LLC Topology aware I/O scheduling for RAID storage systems
US11200180B2 (en) * 2020-01-31 2021-12-14 Western Digital Technologies, Inc. NVMe SGL bit bucket transfers

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4742448A (en) * 1984-01-24 1988-05-03 Apple Computer, Inc. Integrated floppy disk drive controller
US4667286A (en) * 1984-12-20 1987-05-19 Advanced Micro Devices, Inc. Method and apparatus for transferring data between a disk and a central processing unit
US4775978A (en) * 1987-01-12 1988-10-04 Magnetic Peripherals Inc. Data error correction system
US5257367A (en) * 1987-06-02 1993-10-26 Cab-Tek, Inc. Data storage system with asynchronous host operating system communication link
US4965801A (en) * 1987-09-28 1990-10-23 Ncr Corporation Architectural arrangement for a SCSI disk controller integrated circuit
US4888691A (en) * 1988-03-09 1989-12-19 Prime Computer, Inc. Method for disk I/O transfer
US4993030A (en) * 1988-04-22 1991-02-12 Amdahl Corporation File system for a plurality of storage classes
US5249279A (en) * 1989-11-03 1993-09-28 Compaq Computer Corporation Method for controlling disk array operations by receiving logical disk requests and translating the requests to multiple physical disk specific commands
US5206943A (en) * 1989-11-03 1993-04-27 Compaq Computer Corporation Disk array controller with parity capabilities
US5195100A (en) * 1990-03-02 1993-03-16 Micro Technology, Inc. Non-volatile memory storage of write operation identifier in data sotrage device
JP2545482B2 (ja) * 1990-03-15 1996-10-16 富士通株式会社 インタ―フェイス装置の転送パラメ―タ設定方法
US5088081A (en) * 1990-03-28 1992-02-11 Prime Computer, Inc. Method and apparatus for improved disk access
US5124987A (en) * 1990-04-16 1992-06-23 Storage Technology Corporation Logical track write scheduling system for a parallel disk drive array data storage subsystem
US5210860A (en) * 1990-07-20 1993-05-11 Compaq Computer Corporation Intelligent disk array controller
US5241630A (en) * 1990-11-13 1993-08-31 Compaq Computer Corp. Device controller with a separate command path between a host and the device and a separate data path including a first in, first out memory between the host and the device
US5430747A (en) * 1991-03-14 1995-07-04 At&T Global Information Solutions Company Bus configuration validation for a multiple source disk array bus

Also Published As

Publication number Publication date
AU5353294A (en) 1994-05-09
US5448709A (en) 1995-09-05
CA2146029C (en) 1999-02-02
EP0664907B1 (de) 1997-12-29
ATE161642T1 (de) 1998-01-15
CA2146029A1 (en) 1994-04-28
DE69316022T2 (de) 1998-05-20
WO1994009435A1 (en) 1994-04-28
EP0664907A1 (de) 1995-08-02

Similar Documents

Publication Publication Date Title
DE69316022D1 (de) Steuerungsvorrichtung fuer speicherplattenanordnung mit steuerbloecken fuer steuerungsinformation
KR101162739B1 (ko) Ｓｌｃ 및 ｍｌｃ 플래시 메모리를 이용한 휴대용 데이터저장 장치 및 방법
US5890012A (en) System for programming peripheral with address and direction information and sending the information through data bus or control line when DMA controller asserts data knowledge line
KR100441189B1 (ko) Ａｔａ 에뮬레이션 호스트 인터페이스를 가진 ｒａｉｄ제어기 시스템 및 방법
CN108121672A (zh) 一种基于NandFlash存储器多通道的存储阵列控制方法与装置
WO2002017305A3 (en) Disk controller configured to perform out of order execution of write operations
US10866921B2 (en) Apparatuses and methods for an operating system cache in a solid state device
CN114443529A (zh) 内存直接访问架构、系统、方法、电子设备和介质
KR920700432A (ko) 직접기억장치 접근용 제어기
US20220206780A1 (en) Online upgrading method and system for multi-core embedded system
US20080065794A1 (en) Chained DMA for Low-Power Extended USB Flash Device Without Polling
TW201714090A (zh) 記憶體裝置、記憶體定址方法與包括有形儲存媒體的物品
CN100414524C (zh) 一种控制两种不同速度总线间数据传送的方法
US20220100425A1 (en) Storage device, operating method of storage device, and operating method of computing device including storage device
CN107797755B (zh) 固态硬盘系统的原子写入方法以及使用该方法的装置
JPS5925254B2 (ja) デイジタル・デ−タ処理装置
CN207008602U (zh) 一种基于NandFlash存储器多通道的存储阵列控制装置
KR100375816B1 (ko) 디지털신호 처리 프로세서의 ｈｐｉ와 ｄｍａ인터페이스를 가진 ｐｃｉ 버스 컨트롤러
CN103092725B (zh) 一种实现存储器中数据备份的方法及装置
TWI820951B (zh) 藉助於預定命令來進行記憶體裝置的資料存取控制的方法及設備
TWI718858B (zh) 資料儲存裝置以及非揮發式記憶體控制方法
KR100468408B1 (ko) 직접메모리엑세스동작을위해출력주변장치를프리챠징하는방법
CN105068965A (zh) 基于I2C总线的NAND Flash存储方法及系统
JPS56155464A (en) Computer connector
JPS59114603A (ja) シ−ケンスコントロ−ラの他コンピユ−タ装置との結合方式

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee