ATE161642T1 - Steuerungsvorrichtung fuer speicherplattenanordnung mit steuerbloecken fuer steuerungsinformation - Google Patents

Steuerungsvorrichtung fuer speicherplattenanordnung mit steuerbloecken fuer steuerungsinformation

Info

Publication number
ATE161642T1
ATE161642T1 AT93923791T AT93923791T ATE161642T1 AT E161642 T1 ATE161642 T1 AT E161642T1 AT 93923791 T AT93923791 T AT 93923791T AT 93923791 T AT93923791 T AT 93923791T AT E161642 T1 ATE161642 T1 AT E161642T1
Authority
AT
Austria
Prior art keywords
adac
data
transfer
information
control
Prior art date
Application number
AT93923791T
Other languages
English (en)
Inventor
Gregory T Chandler
Thomas W Grieff
Ryan A Callison
Original Assignee
Compaq Computer Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Compaq Computer Corp filed Critical Compaq Computer Corp
Application granted granted Critical
Publication of ATE161642T1 publication Critical patent/ATE161642T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/124—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
    • G06F3/0671—In-line storage system
    • G06F3/0673—Single storage device

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Human Computer Interaction (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)
AT93923791T 1992-10-13 1993-10-04 Steuerungsvorrichtung fuer speicherplattenanordnung mit steuerbloecken fuer steuerungsinformation ATE161642T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/960,595 US5448709A (en) 1992-10-13 1992-10-13 Disk array controller having command descriptor blocks utilized by bus master and bus slave for respectively performing data transfer operations

Publications (1)

Publication Number Publication Date
ATE161642T1 true ATE161642T1 (de) 1998-01-15

Family

ID=25503370

Family Applications (1)

Application Number Title Priority Date Filing Date
AT93923791T ATE161642T1 (de) 1992-10-13 1993-10-04 Steuerungsvorrichtung fuer speicherplattenanordnung mit steuerbloecken fuer steuerungsinformation

Country Status (7)

Country Link
US (1) US5448709A (de)
EP (1) EP0664907B1 (de)
AT (1) ATE161642T1 (de)
AU (1) AU5353294A (de)
CA (1) CA2146029C (de)
DE (1) DE69316022T2 (de)
WO (1) WO1994009435A1 (de)

Families Citing this family (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5689678A (en) * 1993-03-11 1997-11-18 Emc Corporation Distributed storage array system having a plurality of modular control units
CA2119085C (en) * 1994-03-15 2002-01-15 Deborah L. Pinard Adaptive communication system
US5745915A (en) * 1995-03-17 1998-04-28 Unisys Corporation System for parallel reading and processing of a file
US5832492A (en) * 1995-09-05 1998-11-03 Compaq Computer Corporation Method of scheduling interrupts to the linked lists of transfer descriptors scheduled at intervals on a serial bus
US5778430A (en) * 1996-04-19 1998-07-07 Eccs, Inc. Method and apparatus for computer disk cache management
US5778243A (en) * 1996-07-03 1998-07-07 International Business Machines Corporation Multi-threaded cell for a memory
US6029226A (en) * 1996-09-30 2000-02-22 Lsi Logic Corporation Method and apparatus having automated write data transfer with optional skip by processing two write commands as a single write command
US6016527A (en) * 1996-09-30 2000-01-18 Lsi Logic Corporation Method and apparatus for improving fairness in SCSI bus arbitration
US5854922A (en) * 1997-01-16 1998-12-29 Ford Motor Company Micro-sequencer apparatus and method of combination state machine and instruction memory
US5799182A (en) * 1997-01-21 1998-08-25 Ford Motor Company Multiple thread micro-sequencer apparatus and method with a single processor
US6092149A (en) * 1997-05-28 2000-07-18 Western Digital Corporation Disk drive cache system using a dynamic priority sequential stream of data segments continuously adapted according to prefetched sequential random, and repeating types of accesses
US6170031B1 (en) * 1997-07-08 2001-01-02 Seagate Technology Llc Read/write state machines for transferring data to/from host interface in a digital data storage system
DE19882723T1 (de) 1997-10-08 2000-09-21 Seagate Technology Hybrides Datenspeicherungs- und Datenrekonstruierungssystem und Verfahren für eine Datenspeichervorrichtung
US6134630A (en) * 1997-11-14 2000-10-17 3Ware High-performance bus architecture for disk array system
US6128686A (en) * 1998-06-15 2000-10-03 Compaq Computer Corporation Hiding peripheral memory transactions on a local bus within a peripheral controller from a host system bus
US6266731B1 (en) 1998-09-03 2001-07-24 Compaq Computer Corporation High speed peripheral interconnect apparatus, method and system
US6816934B2 (en) * 2000-12-22 2004-11-09 Hewlett-Packard Development Company, L.P. Computer system with registered peripheral component interconnect device for processing extended commands and attributes according to a registered peripheral component interconnect protocol
US6205494B1 (en) 1998-12-18 2001-03-20 Western Digital Corporation Controller with automatic generation of linked list of data transfer descriptors for sequential commands, with linked list being used for execution of sequential data transfers
US6397267B1 (en) 1999-03-04 2002-05-28 Sun Microsystems, Inc. Redirected I/O for scalable performance storage architecture
US6370605B1 (en) 1999-03-04 2002-04-09 Sun Microsystems, Inc. Switch based scalable performance storage architecture
US6349357B1 (en) * 1999-03-04 2002-02-19 Sun Microsystems, Inc. Storage architecture providing scalable performance through independent control and data transfer paths
US6604155B1 (en) 1999-11-09 2003-08-05 Sun Microsystems, Inc. Storage architecture employing a transfer node to achieve scalable performance
US7299290B2 (en) * 2000-03-22 2007-11-20 Yottayotta, Inc. Method and system for providing multimedia information on demand over wide area networks
US6675253B1 (en) 2000-04-04 2004-01-06 Hewlett-Packard Development Company, L.P. Dynamic routing of data across multiple data paths from a source controller to a destination controller
US6857059B2 (en) * 2001-01-11 2005-02-15 Yottayotta, Inc. Storage virtualization system and methods
JP4529063B2 (ja) * 2001-03-30 2010-08-25 ルネサスエレクトロニクス株式会社 システムシミュレータ、シミュレーション方法及びシミュレーションプログラム
US7240180B2 (en) 2003-06-12 2007-07-03 International Business Machines Corporation Method and system for simultaneously supporting different block sizes on a single hard drive
CN101621469B (zh) * 2009-08-13 2012-01-04 杭州华三通信技术有限公司 数据报文存取控制装置和方法
US9081666B2 (en) 2013-02-15 2015-07-14 Seagate Technology Llc Non-volatile memory channel control using a general purpose programmable processor in combination with a low level programmable sequencer
KR20150046966A (ko) * 2013-10-23 2015-05-04 삼성디스플레이 주식회사 플라즈마 처리 장치 및 플라즈마 처리 방법
US10055138B1 (en) * 2015-10-01 2018-08-21 EMC IP Holding Company LLC Topology aware I/O scheduling for RAID storage systems
US11200180B2 (en) * 2020-01-31 2021-12-14 Western Digital Technologies, Inc. NVMe SGL bit bucket transfers

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4742448A (en) * 1984-01-24 1988-05-03 Apple Computer, Inc. Integrated floppy disk drive controller
US4667286A (en) * 1984-12-20 1987-05-19 Advanced Micro Devices, Inc. Method and apparatus for transferring data between a disk and a central processing unit
US4775978A (en) * 1987-01-12 1988-10-04 Magnetic Peripherals Inc. Data error correction system
US5257367A (en) * 1987-06-02 1993-10-26 Cab-Tek, Inc. Data storage system with asynchronous host operating system communication link
US4965801A (en) * 1987-09-28 1990-10-23 Ncr Corporation Architectural arrangement for a SCSI disk controller integrated circuit
US4888691A (en) * 1988-03-09 1989-12-19 Prime Computer, Inc. Method for disk I/O transfer
US4993030A (en) * 1988-04-22 1991-02-12 Amdahl Corporation File system for a plurality of storage classes
US5249279A (en) * 1989-11-03 1993-09-28 Compaq Computer Corporation Method for controlling disk array operations by receiving logical disk requests and translating the requests to multiple physical disk specific commands
US5206943A (en) * 1989-11-03 1993-04-27 Compaq Computer Corporation Disk array controller with parity capabilities
US5195100A (en) * 1990-03-02 1993-03-16 Micro Technology, Inc. Non-volatile memory storage of write operation identifier in data sotrage device
JP2545482B2 (ja) * 1990-03-15 1996-10-16 富士通株式会社 インタ―フェイス装置の転送パラメ―タ設定方法
US5088081A (en) * 1990-03-28 1992-02-11 Prime Computer, Inc. Method and apparatus for improved disk access
US5124987A (en) * 1990-04-16 1992-06-23 Storage Technology Corporation Logical track write scheduling system for a parallel disk drive array data storage subsystem
US5210860A (en) * 1990-07-20 1993-05-11 Compaq Computer Corporation Intelligent disk array controller
US5241630A (en) * 1990-11-13 1993-08-31 Compaq Computer Corp. Device controller with a separate command path between a host and the device and a separate data path including a first in, first out memory between the host and the device
US5430747A (en) * 1991-03-14 1995-07-04 At&T Global Information Solutions Company Bus configuration validation for a multiple source disk array bus

Also Published As

Publication number Publication date
DE69316022T2 (de) 1998-05-20
AU5353294A (en) 1994-05-09
DE69316022D1 (de) 1998-02-05
EP0664907B1 (de) 1997-12-29
EP0664907A1 (de) 1995-08-02
CA2146029C (en) 1999-02-02
US5448709A (en) 1995-09-05
WO1994009435A1 (en) 1994-04-28
CA2146029A1 (en) 1994-04-28

Similar Documents

Publication Publication Date Title
ATE161642T1 (de) Steuerungsvorrichtung fuer speicherplattenanordnung mit steuerbloecken fuer steuerungsinformation
US9135190B1 (en) Multi-profile memory controller for computing devices
CN114443529B (zh) 内存直接访问架构、系统、方法、电子设备和介质
US8521945B2 (en) Portable data storage using SLC and MLC flash memory
CN101839974B (zh) 一种双接口雷达数据记录仪
CN108121672A (zh) 一种基于NandFlash存储器多通道的存储阵列控制方法与装置
US10528286B2 (en) Interface for non-volatile memory
US10866921B2 (en) Apparatuses and methods for an operating system cache in a solid state device
KR920700432A (ko) 직접기억장치 접근용 제어기
CN100414524C (zh) 一种控制两种不同速度总线间数据传送的方法
KR102595233B1 (ko) 데이터 처리 시스템 및 그것의 동작 방법
US20220100425A1 (en) Storage device, operating method of storage device, and operating method of computing device including storage device
CN107797755B (zh) 固态硬盘系统的原子写入方法以及使用该方法的装置
JPS5925254B2 (ja) デイジタル・デ−タ処理装置
CN207008602U (zh) 一种基于NandFlash存储器多通道的存储阵列控制装置
CN104239252A (zh) 数据存储系统的数据传输方法、装置及系统
US20220206780A1 (en) Online upgrading method and system for multi-core embedded system
KR100375816B1 (ko) 디지털신호 처리 프로세서의 ｈｐｉ와 ｄｍａ인터페이스를 가진 ｐｃｉ 버스 컨트롤러
CN103092725B (zh) 一种实现存储器中数据备份的方法及装置
CN100373369C (zh) 控制器及多个可编程逻辑器件的组合访问装置及方法
KR100468408B1 (ko) 직접메모리엑세스동작을위해출력주변장치를프리챠징하는방법
CN105068965A (zh) 基于I2C总线的NAND Flash存储方法及系统
TW202131344A (zh) 資料儲存裝置以及非揮發式記憶體控制方法
CN103914408B (zh) 数据传输方法、存储器控制器、数据传输系统
TWI822516B (zh) 執行主機寫入命令的方法及電腦程式產品及裝置

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties