DE69315350T2 - Eine kombinierte CMOS und NPN Ausgangs-Pull-up-Schaltung - Google Patents

Eine kombinierte CMOS und NPN Ausgangs-Pull-up-Schaltung

Info

Publication number
DE69315350T2
DE69315350T2 DE69315350T DE69315350T DE69315350T2 DE 69315350 T2 DE69315350 T2 DE 69315350T2 DE 69315350 T DE69315350 T DE 69315350T DE 69315350 T DE69315350 T DE 69315350T DE 69315350 T2 DE69315350 T2 DE 69315350T2
Authority
DE
Germany
Prior art keywords
circuit
output pull
npn output
combined cmos
cmos
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69315350T
Other languages
English (en)
Other versions
DE69315350D1 (de
Inventor
Davood Samani
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
STMicroelectronics SA
Original Assignee
SGS Thomson Microelectronics SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by SGS Thomson Microelectronics SA filed Critical SGS Thomson Microelectronics SA
Publication of DE69315350D1 publication Critical patent/DE69315350D1/de
Application granted granted Critical
Publication of DE69315350T2 publication Critical patent/DE69315350T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/01—Modifications for accelerating switching
    • H03K19/013—Modifications for accelerating switching in bipolar transistor circuits
    • H03K19/0136—Modifications for accelerating switching in bipolar transistor circuits by means of a pull-up or down element

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Electronic Switches (AREA)
  • Logic Circuits (AREA)
DE69315350T 1993-12-23 1993-12-23 Eine kombinierte CMOS und NPN Ausgangs-Pull-up-Schaltung Expired - Fee Related DE69315350T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP93420510A EP0660523B1 (de) 1993-12-23 1993-12-23 Eine kombinierte CMOS und NPN Ausgangs-Pull-up-Schaltung

Publications (2)

Publication Number Publication Date
DE69315350D1 DE69315350D1 (de) 1998-01-02
DE69315350T2 true DE69315350T2 (de) 1998-06-10

Family

ID=8214794

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69315350T Expired - Fee Related DE69315350T2 (de) 1993-12-23 1993-12-23 Eine kombinierte CMOS und NPN Ausgangs-Pull-up-Schaltung

Country Status (4)

Country Link
US (1) US5587677A (de)
EP (1) EP0660523B1 (de)
JP (1) JP2617430B2 (de)
DE (1) DE69315350T2 (de)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6208185B1 (en) * 1999-03-25 2001-03-27 Wisconsin Alumni Research Corporation High performance active gate drive for IGBTs
US6373295B2 (en) * 1999-06-21 2002-04-16 Semiconductor Components Industries Llc Rail-to-rail driver for use in a regulator, and method
US9054695B2 (en) * 2013-10-01 2015-06-09 Texas Instruments Incorporated Technique to realize high voltage IO driver in a low voltage BiCMOS process

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4103188A (en) * 1977-08-22 1978-07-25 Rca Corporation Complementary-symmetry amplifier
DE3708499A1 (de) * 1987-03-16 1988-10-20 Sgs Halbleiterbauelemente Gmbh Digitale gegentakt-treiberschaltung
US5173623A (en) * 1989-05-15 1992-12-22 Texas Instruments Incorporated High performance BiCMOS logic circuits with full output voltage swing up to four predetermined voltage values
KR930001439B1 (ko) * 1990-05-08 1993-02-27 한국전기통신공사 BiCMOS용 출력회로
JP2930440B2 (ja) * 1991-04-15 1999-08-03 沖電気工業株式会社 半導体集積回路
US5276364A (en) * 1991-12-13 1994-01-04 Texas Instruments Incorporated BiCMOS bus interface output driver compatible with a mixed voltage system environment
FR2686469B1 (fr) * 1992-01-20 1994-04-08 Matra Mhs Etage de sortie ttl-cmos pour circuit integre.

Also Published As

Publication number Publication date
JP2617430B2 (ja) 1997-06-04
JPH07212214A (ja) 1995-08-11
DE69315350D1 (de) 1998-01-02
EP0660523B1 (de) 1997-11-19
EP0660523A1 (de) 1995-06-28
US5587677A (en) 1996-12-24

Similar Documents

Publication Publication Date Title
DE69411292T2 (de) Programmierbare logische Schaltung
DE59511096D1 (de) Integrierte CMOS-Schaltung
DE69211782D1 (de) Beschleunigungssensor mit Selbst-Test und dazu gehörige Schaltung
DE4291224T1 (de) BiCMOS-Logik-Verknüpfungsschaltung
KR950700635A (ko) BiCMOS 논리회로(BiCMOS LOGIC CIRCUIT)
DE69306131D1 (de) Komplementäre logische Schaltung
DE69202717D1 (de) Leistungsschalter und Leistungswiderstand.
DE69128500T2 (de) Emittergekoppelte logische Schaltung
DE69720566D1 (de) Einschalt-Rücksetzschaltung und integrierte Schaltung mit solcher Rücksetzschaltung
DE59209021D1 (de) Monolithisch integrierter sensorschaltkreis in cmos-technik
DE69123100D1 (de) CMOS-Flipflop-Schaltung
DE69120097D1 (de) MOS-Ausgangsschaltung
DE69315350D1 (de) Eine kombinierte CMOS und NPN Ausgangs-Pull-up-Schaltung
DE69306686D1 (de) CMOS Ausgangstreiberschaltung
DE69126832D1 (de) BiCMOS logische Schaltung
DE69220466T2 (de) Mehrmoden-Videonormauswahlschaltung und Auswahlverfahren
DE69429409D1 (de) BICMOS-Logikschaltung
DE69522196T2 (de) Pufferschaltung und Vorspannungsschaltung
DE69122184D1 (de) Schwellenfreie logische Schaltung
DE69232168D1 (de) CMOS-Logikschaltung
DE69400454D1 (de) Faltbares Kinderbett
KR930007682U (ko) Cmos 연산로직회로
KR930012335U (ko) 씨모스 입력회로
KR910018971U (ko) Cmos 논리소자 집적회로
KR930016753U (ko) 씨모스 인버터 회로

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee