DE69314732T2 - Programmierbare logische Vorrichtung - Google Patents

Programmierbare logische Vorrichtung

Info

Publication number
DE69314732T2
DE69314732T2 DE69314732T DE69314732T DE69314732T2 DE 69314732 T2 DE69314732 T2 DE 69314732T2 DE 69314732 T DE69314732 T DE 69314732T DE 69314732 T DE69314732 T DE 69314732T DE 69314732 T2 DE69314732 T2 DE 69314732T2
Authority
DE
Germany
Prior art keywords
programmable logic
logic device
programmable
logic
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69314732T
Other languages
English (en)
Other versions
DE69314732D1 (de
Inventor
Harold S Crafts
William W Mckinley
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
SK Hynix Inc
NCR International Inc
Original Assignee
NCR International Inc
Hyundai Electronics America Inc
Symbios Logic Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NCR International Inc, Hyundai Electronics America Inc, Symbios Logic Inc filed Critical NCR International Inc
Publication of DE69314732D1 publication Critical patent/DE69314732D1/de
Application granted granted Critical
Publication of DE69314732T2 publication Critical patent/DE69314732T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17748—Structural details of configuration resources
    • H03K19/17752—Structural details of configuration resources for hot reconfiguration
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/1733—Controllable logic circuits
    • H03K19/1735—Controllable logic circuits by wiring, e.g. uncommitted logic arrays
    • H03K19/1736—Controllable logic circuits by wiring, e.g. uncommitted logic arrays in which the wiring can be modified
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17704—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17748—Structural details of configuration resources
    • H03K19/1776—Structural details of configuration resources for memories
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/1778—Structural details for adapting physical parameters

Landscapes

  • Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Logic Circuits (AREA)
DE69314732T 1992-08-27 1993-08-25 Programmierbare logische Vorrichtung Expired - Fee Related DE69314732T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/935,945 US5432388A (en) 1992-08-27 1992-08-27 Repeatedly programmable logic array using dynamic access memory

Publications (2)

Publication Number Publication Date
DE69314732D1 DE69314732D1 (de) 1997-12-04
DE69314732T2 true DE69314732T2 (de) 1998-07-23

Family

ID=25467940

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69314732T Expired - Fee Related DE69314732T2 (de) 1992-08-27 1993-08-25 Programmierbare logische Vorrichtung

Country Status (4)

Country Link
US (1) US5432388A (de)
EP (1) EP0585119B1 (de)
JP (1) JPH06237165A (de)
DE (1) DE69314732T2 (de)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5198705A (en) 1990-05-11 1993-03-30 Actel Corporation Logic module with configurable combinational and sequential blocks
US5543730A (en) 1995-05-17 1996-08-06 Altera Corporation Techniques for programming programmable logic array devices
US5784313A (en) * 1995-08-18 1998-07-21 Xilinx, Inc. Programmable logic device including configuration data or user data memory slices
US5761483A (en) * 1995-08-18 1998-06-02 Xilinx, Inc. Optimizing and operating a time multiplexed programmable logic device
US5838954A (en) * 1995-08-18 1998-11-17 Xilinx, Inc. Computer-implemented method of optimizing a time multiplexed programmable logic device
US5701441A (en) * 1995-08-18 1997-12-23 Xilinx, Inc. Computer-implemented method of optimizing a design in a time multiplexed programmable logic device
JPH0974351A (ja) * 1995-09-05 1997-03-18 Nippon Telegr & Teleph Corp <Ntt> プログラマブル回路装置
US6384630B2 (en) 1996-06-05 2002-05-07 Altera Corporation Techniques for programming programmable logic array devices
US5959466A (en) 1997-01-31 1999-09-28 Actel Corporation Field programmable gate array with mask programmed input and output buffers
US5936426A (en) 1997-02-03 1999-08-10 Actel Corporation Logic function module for field programmable array
US6150837A (en) 1997-02-28 2000-11-21 Actel Corporation Enhanced field programmable gate array
US6047115A (en) * 1997-05-29 2000-04-04 Xilinx, Inc. Method for configuring FPGA memory planes for virtual hardware computation
US6421817B1 (en) 1997-05-29 2002-07-16 Xilinx, Inc. System and method of computation in a programmable logic device using virtual instructions
US5966339A (en) * 1998-06-02 1999-10-12 International Business Machines Corporation Programmable/reprogrammable fuse
JP4487738B2 (ja) * 2004-11-17 2010-06-23 ソニー株式会社 半導体集積回路
US7515498B2 (en) * 2007-02-13 2009-04-07 International Business Machines Corporation Electronic fuse apparatus and methodology including addressable virtual electronic fuses
US20160358654A1 (en) * 2015-06-02 2016-12-08 Cisco Technology, Inc. Low-power ternary content addressable memory

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4524430A (en) * 1983-01-11 1985-06-18 Burroughs Corporation Dynamic data re-programmable PLA
US4617479B1 (en) * 1984-05-03 1993-09-21 Altera Semiconductor Corp. Programmable logic array device using eprom technology
US4935734A (en) * 1985-09-11 1990-06-19 Pilkington Micro-Electronics Limited Semi-conductor integrated circuits/systems
US4745579A (en) * 1986-02-07 1988-05-17 Silicon Communications Corporation Electrically erasable programmable logic array (EEPLA)
US4796229A (en) * 1986-07-08 1989-01-03 Texas Instruments Incorporated Writable logic array
US4791603A (en) * 1986-07-18 1988-12-13 Honeywell Inc. Dynamically reconfigurable array logic
US4930098A (en) * 1988-12-30 1990-05-29 Intel Corporation Shift register programming for a programmable logic device
US4930097A (en) * 1988-12-30 1990-05-29 Intel Corporation Architecture for an improved performance of a programmable logic device
US4959564A (en) * 1989-01-06 1990-09-25 Sgs-Thomson Microelectronics, Inc. Sense amplifier power down circuitry for programmable logic device
JPH02291720A (ja) * 1989-05-01 1990-12-03 Kawasaki Steel Corp プログラム可能な論理デバイス
US4940909A (en) * 1989-05-12 1990-07-10 Plus Logic, Inc. Configuration control circuit for programmable logic devices
US5099150A (en) * 1989-09-29 1992-03-24 Sgs-Thomson Microelectronics, Inc. Circuit block for programmable logic devices, configurable as a user-writable memory or a logic circuit
JP2726529B2 (ja) * 1989-12-08 1998-03-11 川崎製鉄株式会社 プログラマブル論理素子
US5111079A (en) * 1990-06-29 1992-05-05 Sgs-Thomson Microelectronics, Inc. Power reduction circuit for programmable logic device

Also Published As

Publication number Publication date
US5432388A (en) 1995-07-11
DE69314732D1 (de) 1997-12-04
JPH06237165A (ja) 1994-08-23
EP0585119A1 (de) 1994-03-02
EP0585119B1 (de) 1997-10-22

Similar Documents

Publication Publication Date Title
DE69304163T2 (de) Programmierbare logische Vorrichtung
DE69304471T2 (de) Programmierbare logische Vorrichtung
DE69302323D1 (de) Programmierbares Handetikettiergerät
DE69302188D1 (de) Vorrichtung zum Vermischen
DE3886487D1 (de) Programmierbare logische Vorrichtung.
DE69422130T2 (de) Osteometrie und osteometrische vorrichtung
DE69031648T2 (de) Programmierbare logische Vorrichtung
DE69307445D1 (de) Schichtbildende Vorrichtung
DE69331745T2 (de) Programmierbares spektrophotometer
DE69327281T2 (de) Künstliche endokrine vorrichtung
DE69314732T2 (de) Programmierbare logische Vorrichtung
DE68920908T2 (de) Programmierbare Logik-Vorrichtung.
EP0456475A3 (en) Programmable logic device
EP0486991A3 (en) Programmable logic device
DE69431782T2 (de) Programmierbares Halbleiterbauelement
DE69529503T2 (de) Programmierbare Arbitrierungsvorrichtung
DE69227144D1 (de) Programmierbare logische Einheit
DE69431785T2 (de) Geräuschabsorbierende vorrichtung
DE69723011D1 (de) Programmierbare logische vorrichtung
DE69314273D1 (de) Vorrichtung zum Verpacken
DE69310826T2 (de) Orthopädische Vorrichtung
DE68923865D1 (de) Programmierbare logische Vorrichtung.
DE69304535T2 (de) Dichtgleitende vorrichtung
DE69317911T2 (de) Rückverfahrbare vorrichtung
CH684983GA3 (de) Vorrichtung zur Programmierung.

Legal Events

Date Code Title Description
8332 No legal effect for de
8370 Indication related to discontinuation of the patent is to be deleted
8364 No opposition during term of opposition
8327 Change in the person/name/address of the patent owner

Owner name: NCR INTERNATIONAL, INC. (N.D.GES.D.STAATES DELAWAR

8328 Change in the person/name/address of the agent

Free format text: V. BEZOLD & SOZIEN, 80799 MUENCHEN

8339 Ceased/non-payment of the annual fee
8327 Change in the person/name/address of the patent owner

Owner name: HYNIX SEMICONDUCTOR INC., ICHON, KYONGGI, KR

Owner name: NCR INTERNATIONAL, INC. (N.D.GES.D.STAATES DEL, US