DE69227539D1 - Dynamischer RAM-Speicher mit Möglichkeit einen Schreibe-/Lesesteuertypus zu bestimmen während der letzten Stufe des Herstellungsverfahrens - Google Patents
Dynamischer RAM-Speicher mit Möglichkeit einen Schreibe-/Lesesteuertypus zu bestimmen während der letzten Stufe des HerstellungsverfahrensInfo
- Publication number
- DE69227539D1 DE69227539D1 DE69227539T DE69227539T DE69227539D1 DE 69227539 D1 DE69227539 D1 DE 69227539D1 DE 69227539 T DE69227539 T DE 69227539T DE 69227539 T DE69227539 T DE 69227539T DE 69227539 D1 DE69227539 D1 DE 69227539D1
- Authority
- DE
- Germany
- Prior art keywords
- ability
- read
- manufacturing process
- type
- write control
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Dram (AREA)
- Semiconductor Memories (AREA)
- Semiconductor Integrated Circuits (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP3111445A JP2715009B2 (ja) | 1991-05-16 | 1991-05-16 | ダイナミックランダムアクセスメモリ装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| DE69227539D1 true DE69227539D1 (de) | 1998-12-17 |
| DE69227539T2 DE69227539T2 (de) | 1999-05-20 |
Family
ID=14561385
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| DE69227539T Expired - Fee Related DE69227539T2 (de) | 1991-05-16 | 1992-02-27 | Dynamischer RAM-Speicher mit Möglichkeit einen Schreibe-/Lesesteuertypus zu bestimmen während der letzten Stufe des Herstellungsverfahrens |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US5226008A (de) |
| EP (1) | EP0513968B1 (de) |
| JP (1) | JP2715009B2 (de) |
| KR (1) | KR950014251B1 (de) |
| DE (1) | DE69227539T2 (de) |
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0589663A (ja) * | 1991-09-27 | 1993-04-09 | Mitsubishi Electric Corp | 半導体記憶装置およびその出力制御方法 |
| US5412613A (en) * | 1993-12-06 | 1995-05-02 | International Business Machines Corporation | Memory device having asymmetrical CAS to data input/output mapping and applications thereof |
| US5923829A (en) | 1994-08-25 | 1999-07-13 | Ricoh Company, Ltd. | Memory system, memory control system and image processing system |
| US5657293A (en) * | 1995-08-23 | 1997-08-12 | Micron Technology, Inc. | Integrated circuit memory with back end mode disable |
| KR0170905B1 (ko) * | 1995-11-06 | 1999-03-30 | 김주용 | 디램 |
| US5900021A (en) * | 1997-04-04 | 1999-05-04 | United Memories, Inc. | Pad input select circuit for use with bond options |
| US6347394B1 (en) | 1998-11-04 | 2002-02-12 | Micron Technology, Inc. | Buffering circuit embedded in an integrated circuit device module used for buffering clocks and other input signals |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE2948159C2 (de) * | 1979-11-29 | 1983-10-27 | Siemens AG, 1000 Berlin und 8000 München | Integrierter Speicherbaustein mit wählbaren Betriebsfunktionen |
| US5018101A (en) * | 1987-09-16 | 1991-05-21 | Hitachi, Ltd. | Semiconductor memory |
| US4956811A (en) * | 1987-09-16 | 1990-09-11 | Hitachi, Ltd. | Semiconductor memory |
-
1991
- 1991-05-16 JP JP3111445A patent/JP2715009B2/ja not_active Expired - Lifetime
-
1992
- 1992-01-30 US US07/828,276 patent/US5226008A/en not_active Expired - Lifetime
- 1992-02-27 EP EP92301662A patent/EP0513968B1/de not_active Expired - Lifetime
- 1992-02-27 DE DE69227539T patent/DE69227539T2/de not_active Expired - Fee Related
- 1992-05-14 KR KR1019920008132A patent/KR950014251B1/ko not_active IP Right Cessation
Also Published As
| Publication number | Publication date |
|---|---|
| US5226008A (en) | 1993-07-06 |
| DE69227539T2 (de) | 1999-05-20 |
| EP0513968A2 (de) | 1992-11-19 |
| JPH04339396A (ja) | 1992-11-26 |
| EP0513968A3 (en) | 1993-06-30 |
| JP2715009B2 (ja) | 1998-02-16 |
| KR920022297A (ko) | 1992-12-19 |
| KR950014251B1 (ko) | 1995-11-23 |
| EP0513968B1 (de) | 1998-11-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE69129895D1 (de) | Halbleiterspeicher mit Spaltenausgleichung eines Datenwechsels während eines Schreibzykluses | |
| DE3887924D1 (de) | Nichtflüchtige Speicheranordnung mit einem kapazitiven ferroelektrischen Speicherelement. | |
| DE3780840D1 (de) | Einen rillenkondensator enthaltender dynamischer speicher mit wahlfreiem zugriff. | |
| GB2018076B (en) | Memory sense amplifier | |
| GB2024474B (en) | On-chip refresh for dynamic memory | |
| IT1150329B (it) | Servovalvola a cassetto | |
| DE3864449D1 (de) | Nichtfluechtige speichereinrichtung, die eine grosse zahl von programmierungszyklen vertraegt. | |
| ES508856A0 (es) | "una disposicion para obtener acceso a una memoria electronica". | |
| EP0490679A3 (en) | A semiconductor memory with separate time-out control for read and write operations | |
| DE68918469D1 (de) | Serieller Lesezugriff von seriellen Speichern mit einer durch den Benutzer definierten Startadresse. | |
| IT1198392B (it) | Elaboratore di segnali utilizzante una memoria ad accesso casuale,di tipo controllato | |
| DE3851099D1 (de) | Erweiterbarer Schreib- und Lesespeicher mit Vielfach-Ein-Ausgabe-Einheit. | |
| GB2028046B (en) | Memory read/write circuits | |
| DE3787187D1 (de) | Dynamischer Lese-Schreibspeicher mit Auffrischwirkung. | |
| DE69227539D1 (de) | Dynamischer RAM-Speicher mit Möglichkeit einen Schreibe-/Lesesteuertypus zu bestimmen während der letzten Stufe des Herstellungsverfahrens | |
| DE2963440D1 (en) | Page memory system requiring a refresh operation | |
| DE3586064D1 (de) | Dynamischer lese-schreib-direktzugriffsspeicher. | |
| EP0127022A3 (en) | Random access read/write memory | |
| FR2553558B1 (fr) | Memoire dynamique | |
| KR900014989A (ko) | 기억부(memoryunit)에 사용되는 부분기입 제어회로. | |
| DE69026987D1 (de) | Dynamischer Speicher mit einer Auffrischungssteuerschaltung | |
| IE823099L (en) | Controlling read out or write in a semiconductor memory¹device | |
| IT1149263B (it) | Memoria ad accesso multiplo | |
| JPS57143789A (en) | Read only/read writing memory | |
| GB8826940D0 (en) | Dynamic type memories & memory structures |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| 8364 | No opposition during term of opposition | ||
| 8339 | Ceased/non-payment of the annual fee |