DE69130703D1 - Chipschnittstellenanordnung - Google Patents

Chipschnittstellenanordnung

Info

Publication number
DE69130703D1
DE69130703D1 DE69130703T DE69130703T DE69130703D1 DE 69130703 D1 DE69130703 D1 DE 69130703D1 DE 69130703 T DE69130703 T DE 69130703T DE 69130703 T DE69130703 T DE 69130703T DE 69130703 D1 DE69130703 D1 DE 69130703D1
Authority
DE
Germany
Prior art keywords
remote
data bus
chip device
mode
protocol
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69130703T
Other languages
English (en)
Other versions
DE69130703T2 (de
Inventor
Craig Schauss
Donald Neumann
Dennis Bielawski
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
GEN DYNAMICS LAND SYSTEMS Inc
General Dynamics Land Systems Inc
Original Assignee
GEN DYNAMICS LAND SYSTEMS Inc
General Dynamics Land Systems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by GEN DYNAMICS LAND SYSTEMS Inc, General Dynamics Land Systems Inc filed Critical GEN DYNAMICS LAND SYSTEMS Inc
Application granted granted Critical
Publication of DE69130703D1 publication Critical patent/DE69130703D1/de
Publication of DE69130703T2 publication Critical patent/DE69130703T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4221—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus
    • G06F13/423—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus with synchronous protocol
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/124—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/124—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine
    • G06F13/128—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine for dedicated transfers to a network

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Information Transfer Systems (AREA)
  • Bipolar Transistors (AREA)
  • Particle Formation And Scattering Control In Inkjet Printers (AREA)
  • Surgical Instruments (AREA)
  • Magnetic Heads (AREA)
  • Semiconductor Lasers (AREA)
  • Communication Control (AREA)
  • Small-Scale Networks (AREA)
  • Bus Control (AREA)
DE69130703T 1990-02-07 1991-02-05 Chipschnittstellenanordnung Expired - Lifetime DE69130703T2 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US47660790A 1990-02-07 1990-02-07
US07/645,901 US5181201A (en) 1990-02-07 1991-01-30 Interface chip device
PCT/US1991/000777 WO1991012570A1 (en) 1990-02-07 1991-02-05 Interface chip device

Publications (2)

Publication Number Publication Date
DE69130703D1 true DE69130703D1 (de) 1999-02-11
DE69130703T2 DE69130703T2 (de) 1999-09-30

Family

ID=27045224

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69130703T Expired - Lifetime DE69130703T2 (de) 1990-02-07 1991-02-05 Chipschnittstellenanordnung

Country Status (8)

Country Link
US (1) US5181201A (de)
EP (1) EP0514477B1 (de)
JP (1) JP2540405B2 (de)
AT (1) ATE175285T1 (de)
CA (1) CA2074073C (de)
DE (1) DE69130703T2 (de)
IL (1) IL97187A (de)
WO (1) WO1991012570A1 (de)

Families Citing this family (33)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5260970A (en) * 1991-06-27 1993-11-09 Hewlett-Packard Company Protocol analyzer pod for the ISDN U-interface
TW234228B (de) * 1992-05-28 1994-11-11 Motorola Inc
US5490254A (en) * 1992-11-04 1996-02-06 United Technologies Corporation MIL-STD-1553 interface device having autonomous operation in all modes
US5325359A (en) * 1992-11-04 1994-06-28 United Technologies Corporation MIL-STD-1553 interface device having concurrent remote terminal and monitor terminal operation
US5367641A (en) * 1992-11-04 1994-11-22 United Technologies Corporation MIL-STD-1553 interface device having a bus controller minor frame timer
US5619681A (en) * 1992-11-23 1997-04-08 Zilog, Inc. Delayed FIFO status for serial shift emulation
US5535400A (en) * 1994-01-28 1996-07-09 Compaq Computer Corporation SCSI disk drive power down apparatus
US6434638B1 (en) * 1994-12-09 2002-08-13 International Business Machines Corporation Arbitration protocol for peer-to-peer communication in synchronous systems
US5771356A (en) * 1995-01-04 1998-06-23 Cirrus Logic, Inc. Apparatus for controlling FIFO buffer data transfer by monitoring bus status and FIFO buffer thresholds
US5999742A (en) * 1995-01-26 1999-12-07 Zilog, Inc. Dual latch data transfer pacing logic using a timer to maintain a data transfer interval
US5721737A (en) * 1995-05-09 1998-02-24 Smc Pneumatics, Inc. Serial transmission system for controlling a network of I/O devices
US5708852A (en) * 1995-08-01 1998-01-13 International Business Machines Corporation Apparatus for serial port with pattern generation using state machine for controlling the removing of start and stop bits from serial bit data stream
US6324592B1 (en) * 1997-02-25 2001-11-27 Keystone Aerospace Apparatus and method for a mobile computer architecture and input/output management system
US6076160A (en) * 1997-11-20 2000-06-13 Advanced Micro Devices, Inc. Hardware-based system for enabling data transfers between a CPU and chip set logic of a computer system on both edges of bus clock signal
US5966379A (en) * 1998-02-17 1999-10-12 Square D Company Multiplex extender for discrete I/O devices on a time division network
US6195768B1 (en) * 1998-12-16 2001-02-27 Samuel I. Green System and method for monitoring high speed data bus
US7318089B1 (en) * 1999-09-30 2008-01-08 Intel Corporation Method and apparatus for performing network-based control functions on an alert-enabled managed client
US7206833B1 (en) 1999-09-30 2007-04-17 Intel Corporation Platform independent alert detection and management
US6922722B1 (en) 1999-09-30 2005-07-26 Intel Corporation Method and apparatus for dynamic network configuration of an alert-based client
US20020112070A1 (en) * 2000-12-08 2002-08-15 The Boeing Company Network controller for digitally controlling remote devices via a common bus
US7170179B1 (en) 2002-04-29 2007-01-30 Cypress Semiconductor Corp. Chip select method through double bonding
US20040225459A1 (en) * 2003-02-14 2004-11-11 Advantest Corporation Method and structure to develop a test program for semiconductor integrated circuits
US7430486B2 (en) * 2004-05-22 2008-09-30 Advantest America R&D Center, Inc. Datalog support in a modular test system
US7451301B2 (en) * 2005-03-30 2008-11-11 Intel Corporation OS independent device management methods and apparatuses having a map providing codes for various activations of keys
US7477176B2 (en) * 2005-07-28 2009-01-13 International Business Machines Corporation Method and apparatus for generating multiple analog signals using a single microcontroller output pin
US7765356B2 (en) * 2006-04-11 2010-07-27 Raytheon Company System for modifying data in a bus buffer
US20070300051A1 (en) * 2006-06-26 2007-12-27 Rothman Michael A Out of band asset management
JP2016092445A (ja) * 2014-10-29 2016-05-23 株式会社リコー シリアル通信システム
DE102015016775A1 (de) * 2015-12-23 2017-06-29 Audi Ag Verfahren zum Betreiben einer Sensoranordnung für einen Fluidtank eines Kraftfahrzeugs sowie entsprechende Sensoranordnung
CN110188054B (zh) * 2019-05-27 2023-10-27 中国航空无线电电子研究所 1553总线网络产品
US20210117359A1 (en) * 2020-12-24 2021-04-22 Krishna Kumar Nagar User Signals for Data Transmission Over a Bus Interface Protocol
CN114120619B (zh) * 2021-11-12 2023-10-10 天津朗泽科技有限公司 用于检测无线电遥控装置的匹配关系的装置及其方法
CN115550098B (zh) * 2022-09-16 2023-05-05 哈尔滨工业大学 基于MiniVPX构架的ARINC429总线通信组件及装置

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4136400A (en) * 1977-08-08 1979-01-23 Rockwell International Corporation Micro-programmable data terminal
US4471489A (en) * 1981-03-19 1984-09-11 General Datacomm Industries, Inc. Automatic answer/originate mode selection in modem
US4683530A (en) * 1984-04-10 1987-07-28 Telemecanique Electrique Serial information transfer protocol
AU591057B2 (en) * 1984-06-01 1989-11-30 Digital Equipment Corporation Local area network for digital data processing system
CA1265255A (en) * 1986-07-31 1990-01-30 John Polkinghorne Application specific integrated circuit
DE3730468A1 (de) * 1987-09-08 1989-03-16 Bergmann Kabelwerke Ag Bordnetz fuer kraftfahrzeuge und verfahren zum betrieb des bordnetzes

Also Published As

Publication number Publication date
ATE175285T1 (de) 1999-01-15
US5181201A (en) 1993-01-19
WO1991012570A1 (en) 1991-08-22
DE69130703T2 (de) 1999-09-30
JP2540405B2 (ja) 1996-10-02
EP0514477A1 (de) 1992-11-25
JPH06502029A (ja) 1994-03-03
CA2074073A1 (en) 1991-08-08
IL97187A0 (en) 1992-05-25
EP0514477B1 (de) 1998-12-30
CA2074073C (en) 1997-02-04
IL97187A (en) 1994-05-30
EP0514477A4 (en) 1993-10-20

Similar Documents

Publication Publication Date Title
DE69130703D1 (de) Chipschnittstellenanordnung
GB2282244B (en) Integrated circuit
ATE207631T1 (de) Leistungssteuerprozessor für rechnersystem mit halt/wiederaufnahmefunktion-fähigkeit
EP1199697A3 (de) Bereitschaftssystem mit geringem Energieverbrauch für einen Monitor
DK0910819T3 (da) Procesautomatiseringssystem
ES2032500T3 (es) Sistema de comunicacion digital estructurado modular.
SE9603962D0 (sv) Device and method for communication
FR2547934B1 (fr) Installation de calcul a commutation automatique de peripheriques et peripherique propre a de telles commutations
AU3082597A (en) Distributed closed and/or open-loop control device for building management systems with network and local bus
JPS57166759A (en) Controlling method for common input/output bus
MY116919A (en) System for switching between stand-by and wake-up states, of an information processing unit and of an analogue switch
EP0100240A3 (de) Verfahren und Vorrichtung zur Systemgenerierung
JPS6436243A (en) Time unifying system in local area network
SU1640701A1 (ru) Устройство дл ввода информации в ЭВМ от группы периферийных устройств
JPS57143663A (en) System for portable small-size information device
JPS5785125A (en) Information processor
JPS6460114A (en) Data arithmetic unit
EP0316251A3 (de) Direkte Kontrolleinrichtung für Multiprozessornetzwerk
JPS5643850A (en) Intermultiplexer communication control system
Tudruj Dynamically reconfigurable multi-transputer systems with serial bus control
JPS57174721A (en) Power supply controller
JPS57136239A (en) Device address switching system
JPS57211639A (en) Remote supervisory and controlling device
JPS6488878A (en) System simulation device
JPS57101928A (en) Interruption controlling system

Legal Events

Date Code Title Description
8364 No opposition during term of opposition