DE69129316D1 - Phasenregelschleife - Google Patents

Phasenregelschleife

Info

Publication number
DE69129316D1
DE69129316D1 DE69129316T DE69129316T DE69129316D1 DE 69129316 D1 DE69129316 D1 DE 69129316D1 DE 69129316 T DE69129316 T DE 69129316T DE 69129316 T DE69129316 T DE 69129316T DE 69129316 D1 DE69129316 D1 DE 69129316D1
Authority
DE
Germany
Prior art keywords
phase
lock loop
signal
voltage
controlled oscillator
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69129316T
Other languages
English (en)
Other versions
DE69129316T2 (de
Inventor
John M Wincn
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
GlobalFoundries Inc
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Publication of DE69129316D1 publication Critical patent/DE69129316D1/de
Application granted granted Critical
Publication of DE69129316T2 publication Critical patent/DE69129316T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
    • H03L7/0891—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
    • H03L7/0895—Details of the current generators
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/03—Astable circuits
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Dc Digital Transmission (AREA)
DE69129316T 1990-10-10 1991-09-24 Phasenregelschleife Expired - Lifetime DE69129316T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US59506890A 1990-10-10 1990-10-10

Publications (2)

Publication Number Publication Date
DE69129316D1 true DE69129316D1 (de) 1998-06-04
DE69129316T2 DE69129316T2 (de) 1998-11-19

Family

ID=24381589

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69129316T Expired - Lifetime DE69129316T2 (de) 1990-10-10 1991-09-24 Phasenregelschleife

Country Status (4)

Country Link
EP (1) EP0480597B1 (de)
JP (1) JPH0514333A (de)
AT (1) ATE165699T1 (de)
DE (1) DE69129316T2 (de)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU7373794A (en) * 1993-07-30 1995-02-28 Apple Computer, Inc. Method and apparatus for charge pump with reduced charge injection
FR2726713B1 (fr) * 1994-11-09 1997-01-24 Sgs Thomson Microelectronics Circuit de transmission de donnees en mode asynchrone a frequence libre de reception calee sur la frequence d'emission
JP3508412B2 (ja) * 1995-08-10 2004-03-22 セイコーエプソン株式会社 データ復号回路、電圧制御発振回路、データ復号装置及び電子機器
JP3024614B2 (ja) * 1997-10-24 2000-03-21 日本電気株式会社 ばらつき補償技術による半導体集積回路

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4565976A (en) * 1983-08-05 1986-01-21 Advanced Micro Devices, Inc. Interruptable voltage-controlled oscillator and phase-locked loop using same

Also Published As

Publication number Publication date
ATE165699T1 (de) 1998-05-15
EP0480597A2 (de) 1992-04-15
EP0480597B1 (de) 1998-04-29
EP0480597A3 (en) 1993-04-14
DE69129316T2 (de) 1998-11-19
JPH0514333A (ja) 1993-01-22

Similar Documents

Publication Publication Date Title
CA1282464C (en) Phase-locked oscillator
US4841545A (en) Synchronous tracking device for direct spread spectrum receiver
EP0085615B1 (de) Schaltung für Phasenriegelschleife
US4806878A (en) Phase comparator lock detect circuit and a synthesizer using same
KR970002219B1 (ko) 최적 조정 및 레벨형 동기 표시를 구현한 디지탈 위상 검출기를 가진 주파수 합성기
EP0252444A2 (de) Digitale Phasenregelschleifen
US5276716A (en) Bi-phase decoder phase-lock loop in CMOS
US5015971A (en) Frequency agile microwave signal generator
US5457428A (en) Method and apparatus for the reduction of time interval error in a phase locked loop circuit
US6060953A (en) PLL response time accelerating system using a frequency detector counter
US5821789A (en) Fast switching phase-locked loop
US5459765A (en) Phase comparator for biphase coded signal including preamble with code violation
US5506531A (en) Phase locked loop circuit providing increase locking operation speed using an unlock detector
US5500627A (en) Precision duty cycle phase lock loop
DE69129316D1 (de) Phasenregelschleife
US5686849A (en) Circuit for clock signal extraction from a high speed data stream
FI105615B (fi) Digitaalinen menetelmä ja laite IF-signaalin taajuuden määrittämiseksi
KR20010099604A (ko) 디지털 신호를 샘플링하는 동안에 클럭을 복구하는 방법
US20050057314A1 (en) Device and method for detecting phase difference and PLL using the same
KR960011405B1 (ko) 주파수 동기 루프용 주파수 검파기
GB2289174A (en) Apparatus and method for enabling elements of a phase locked loop
JPS59143444A (ja) デイジタルフエ−ズロツクドル−プ回路
RU2138907C1 (ru) Устройство синхронизации цифрового приемника
JPH1070457A (ja) Ｐｌｌ回路
JP2584352B2 (ja) インターフェイス回路

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8327 Change in the person/name/address of the patent owner

Owner name: GLOBALFOUNDRIES, INC., GARAND CAYMAN, KY