ATE165699T1 - Phasenregelschleife - Google Patents
PhasenregelschleifeInfo
- Publication number
- ATE165699T1 ATE165699T1 AT91308685T AT91308685T ATE165699T1 AT E165699 T1 ATE165699 T1 AT E165699T1 AT 91308685 T AT91308685 T AT 91308685T AT 91308685 T AT91308685 T AT 91308685T AT E165699 T1 ATE165699 T1 AT E165699T1
- Authority
- AT
- Austria
- Prior art keywords
- phase
- lock loop
- signal
- voltage
- controlled oscillator
- Prior art date
Links
- 230000007704 transition Effects 0.000 abstract 2
- 230000002411 adverse Effects 0.000 abstract 1
- 230000000295 complement effect Effects 0.000 abstract 1
- 239000013078 crystal Substances 0.000 abstract 1
- 238000000605 extraction Methods 0.000 abstract 1
- 229910044991 metal oxide Inorganic materials 0.000 abstract 1
- 150000004706 metal oxides Chemical class 0.000 abstract 1
- 239000004065 semiconductor Substances 0.000 abstract 1
- 230000001360 synchronised effect Effects 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
- H03L7/0891—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
- H03L7/0895—Details of the current generators
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
- H03K3/03—Astable circuits
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
- H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Dc Digital Transmission (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US59506890A | 1990-10-10 | 1990-10-10 |
Publications (1)
Publication Number | Publication Date |
---|---|
ATE165699T1 true ATE165699T1 (de) | 1998-05-15 |
Family
ID=24381589
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
AT91308685T ATE165699T1 (de) | 1990-10-10 | 1991-09-24 | Phasenregelschleife |
Country Status (4)
Country | Link |
---|---|
EP (1) | EP0480597B1 (de) |
JP (1) | JPH0514333A (de) |
AT (1) | ATE165699T1 (de) |
DE (1) | DE69129316T2 (de) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
AU7373794A (en) * | 1993-07-30 | 1995-02-28 | Apple Computer, Inc. | Method and apparatus for charge pump with reduced charge injection |
FR2726713B1 (fr) * | 1994-11-09 | 1997-01-24 | Sgs Thomson Microelectronics | Circuit de transmission de donnees en mode asynchrone a frequence libre de reception calee sur la frequence d'emission |
JP3508412B2 (ja) * | 1995-08-10 | 2004-03-22 | セイコーエプソン株式会社 | データ復号回路、電圧制御発振回路、データ復号装置及び電子機器 |
JP3024614B2 (ja) * | 1997-10-24 | 2000-03-21 | 日本電気株式会社 | ばらつき補償技術による半導体集積回路 |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4565976A (en) * | 1983-08-05 | 1986-01-21 | Advanced Micro Devices, Inc. | Interruptable voltage-controlled oscillator and phase-locked loop using same |
-
1991
- 1991-09-24 AT AT91308685T patent/ATE165699T1/de active
- 1991-09-24 EP EP91308685A patent/EP0480597B1/de not_active Expired - Lifetime
- 1991-09-24 DE DE69129316T patent/DE69129316T2/de not_active Expired - Lifetime
- 1991-10-09 JP JP3262276A patent/JPH0514333A/ja active Pending
Also Published As
Publication number | Publication date |
---|---|
EP0480597A3 (en) | 1993-04-14 |
DE69129316T2 (de) | 1998-11-19 |
EP0480597B1 (de) | 1998-04-29 |
JPH0514333A (ja) | 1993-01-22 |
EP0480597A2 (de) | 1992-04-15 |
DE69129316D1 (de) | 1998-06-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CA1282464C (en) | Phase-locked oscillator | |
US4791386A (en) | Digital phase-locked loop with random walk filter | |
US4841545A (en) | Synchronous tracking device for direct spread spectrum receiver | |
EP0085615B1 (de) | Schaltung für Phasenriegelschleife | |
US5276716A (en) | Bi-phase decoder phase-lock loop in CMOS | |
US5982239A (en) | Phase locked loop circuit and a picture reproducing device | |
CA2010265A1 (en) | Phase-locked loop apparatus | |
US5457428A (en) | Method and apparatus for the reduction of time interval error in a phase locked loop circuit | |
JPH06216767A (ja) | 安定化位相弁別器を備えるフェーズロックドループ用回路 | |
JP3080805B2 (ja) | デジタル・フェイズ・ロックド・ループ回路 | |
US6060953A (en) | PLL response time accelerating system using a frequency detector counter | |
US5821789A (en) | Fast switching phase-locked loop | |
US5500627A (en) | Precision duty cycle phase lock loop | |
US5506531A (en) | Phase locked loop circuit providing increase locking operation speed using an unlock detector | |
ATE165699T1 (de) | Phasenregelschleife | |
US4804928A (en) | Phase-frequency compare circuit for phase lock loop | |
US5686849A (en) | Circuit for clock signal extraction from a high speed data stream | |
KR20010099604A (ko) | 디지털 신호를 샘플링하는 동안에 클럭을 복구하는 방법 | |
FI105615B (fi) | Digitaalinen menetelmä ja laite IF-signaalin taajuuden määrittämiseksi | |
KR960011405B1 (ko) | 주파수 동기 루프용 주파수 검파기 | |
GB2289174A (en) | Apparatus and method for enabling elements of a phase locked loop | |
JPS59143444A (ja) | デイジタルフエ−ズロツクドル−プ回路 | |
JPH1070457A (ja) | Pll回路 | |
JP2584352B2 (ja) | インターフェイス回路 | |
JPH04215338A (ja) | Pll回路 |